

116
110
124
114
132
142
112
2
2
134
130
152
120
133
122

Fig. 1



110
142
138
130
156
133
135
156
132
136
152
112
120
135
133
134
116
134
120
133
138
144
154
114
132
130
133

Fig. 2



180
110
142
160
138
164
136
112
130
132
162
152
156
166
120
135
133
135
133
134
116
120
134
133
138
170
172
144
154
176
114
132
130
133
174

Fig. 3



180
110
142
184
164
160
182
138
136
166
130
132
162
152
156
112
120
184
135
133
135
134
133
116
134
133
182
138
120
170
172
154
176
114
182
130
133
144
174
132

Fig. 4



180
110
160
142
166
132
135
138
130
136
152
112
166
120
135
133
133
134
116
188
134
133
138
120
170
144
154
176
114
132
130
133

Fig. 5



180
160
170
182
192
192
182
194
194
190

Fig. 6




Fig. 7




Fig. 8



216
210
242
224
232
212
230
234
10
10
252
220
222

Fig. 9



210
242
256
252
220
234
230
224
222

Fig. 10




Fig. 11




Fig. 12



312
310
322
324
326
328
342
344
330
314
334
352
354
320
328
326
324
322

Fig. 13



412
410
422
424
426
428
420
414
430
434
452
442
428
426
424
422
422

Fig. 14



502
506
508
INPUT DEVICE
OUTPUT DEVICE
PROCESSOR DEVICE
504
590
CIRCUIT BOARD
580

Fig. 15



680
682
682
652
660
666
620
636
620
636
630
632
654
670
676

Fig. 16



780a
782
766
782
760c
760a
782
710
710a
782
710b
792
766
782
760b
790

Fig. 17