NOVEL MULTILEVEL METALLIZATION SCHEME WITH HIGH PLANARIZATION DEGREE

ABSTRACT

Subject-matter of this invention is a method of high planarization multi-level metallization for semiconductor devices in which, starting from a first layer of planarized dielectric material, the interconnection of each level are embedded within a layer of dielectric material.

Figure 1(f)