

COMPOSITE CASCODE POWER AMPLIFIERS FOR ENVELOPE TRACKING APPLICATIONS

BACKGROUND

Field

5 **[0001]** Embodiments of the invention relate to electronic systems, and in particular, to power amplifiers for use in radio frequency (RF) electronics.

Description of the Related Technology

10 **[0002]** Power amplifiers are used in radio frequency (RF) communication systems to amplify RF signals for transmission via antennas. It is important to manage the power of RF signal transmissions to prolong battery life and/or provide a suitable transmit power level.

15 **[0003]** Examples of RF communication systems with one or more power amplifiers include, but are not limited to, mobile phones, tablets, base stations, network access points, customer-premises equipment (CPE), laptops, and wearable electronics. For example, in wireless devices that communicate using a cellular standard, a wireless local area network (WLAN) standard, and/or any other suitable communication standard, a power amplifier can be used for RF signal amplification. An RF signal can have a frequency in the range of about 30 kHz to 300 GHz, for instance, in the range of about 410 MHz to about 7.125 GHz for Fifth Generation (5G) cellular communications in Frequency Range 1 (FR1) or in the range of about 20 24.250 GHz to about 52.600 GHz for Frequency Range 2 (FR2) of the 5G communication standard.

SUMMARY

25 **[0004]** In one aspect, the present disclosure relates to a mobile device including a transceiver configured to generate a radio frequency signal, a power management system including an envelope tracker configured to generate a power amplifier supply voltage that changes in relation to an envelope of the radio frequency signal, wherein the envelope tracker includes a DC-to-DC converter and an error amplifier configured to operate in parallel with

one another to generate the power amplifier supply voltage, and a front end system including a composite cascode power amplifier configured to amplify the radio frequency signal and to receive power from the power amplifier supply voltage. The composite cascode

power amplifier includes an enhancement mode field-effect transistor configured to receive the radio frequency signal and a depletion mode field-effect transistor in cascode with the enhancement-mode field-effect transistor.

5 **[0005]** In various examples, the enhancement mode field-effect transistor is a metal oxide semiconductor transistor.

[0006] In a number of examples, the enhancement mode field-effect transistor is a short channel n-type metal oxide semiconductor transistor.

[0007] In several examples, the depletion mode field-effect transistor is a Schottky gate field-effect transistor.

10 **[0008]** In some examples, a source of the enhancement mode field-effect transistor is connected to a ground voltage, and a drain of the enhancement mode field-effect transistor is connected to an output terminal of the composite cascode power amplifier through the depletion mode field-effect transistor. According to a number of examples, a gate of the depletion mode transistor is biased by the ground voltage. In accordance with several
15 examples, a gate of the depletion mode transistor is biased by a positive voltage above the ground voltage.

[0009] In various examples, the composite cascode power amplifier further includes a choke inductor electrically connected between the power amplifier supply voltage and a drain of the depletion mode field-effect transistor.

20 **[0010]** In several examples, the composite cascode power amplifier further includes a gate bias inductor configured to provide a gate bias voltage to a gate of the enhancement mode field-effect transistor.

[0011] In some examples, the envelope tracker includes a DC-to-DC converter configured to output a plurality of regulated voltages, a modulator configured to generate a
25 modulator output voltage at an output based on the plurality of regulated voltages and the envelope of the radio frequency signal, and a modulator output filter coupled between the output of the modulator and the power amplifier supply voltage.

[0012] In various examples, the envelope tracker includes a DC-to-DC converter and an error amplifier configured to operate in parallel with one another to generate the power
30 amplifier supply voltage.

[0013] In another aspect, the present disclosure relates to an envelope tracking system. The envelope tracking system includes an envelope tracker configured to generate a power amplifier supply voltage that changes in relation to an envelope of a radio frequency signal, wherein the envelope tracker includes a DC-to-DC converter and an error amplifier configured to operate in parallel with one another to generate the power amplifier supply voltage, and a composite cascode power amplifier configured to amplify the radio frequency signal and to receive power from the power amplifier supply voltage. The composite cascode power amplifier includes an enhancement mode field-effect transistor configured to receive the radio frequency signal and a depletion mode field-effect transistor in cascode with the enhancement-mode field-effect transistor.

[0014] In various examples, the enhancement mode field-effect transistor is a metal oxide semiconductor transistor.

[0015] In several examples, the enhancement mode field-effect transistor is a short channel n-type metal oxide semiconductor transistor.

[0016] In some examples the depletion mode field-effect transistor is a Schottky gate field-effect transistor.

[0017] In various examples, a source of the enhancement mode field-effect transistor is connected to a ground voltage, and a drain of the enhancement mode field-effect transistor is connected to an output terminal of the composite cascode power amplifier through the depletion mode field-effect transistor. According to a number of embodiments, a gate of the depletion mode transistor is biased by the ground voltage. In accordance with several embodiments, a gate of the depletion mode transistor is biased by a positive voltage above the ground voltage.

[0018] In some examples, the composite cascode power amplifier further includes a choke inductor electrically connected between the power amplifier supply voltage and a drain of the depletion mode field-effect transistor.

[0019] In several examples, the composite cascode power amplifier further includes a gate bias inductor configured to provide a gate bias voltage to a gate of the enhancement mode field-effect transistor.

[0020] In various examples, the envelope tracker includes a DC-to-DC converter configured to output a plurality of regulated voltages, a modulator configured to generate a modulator output voltage at an output based on the plurality of regulated voltages

and the envelope of the radio frequency signal, and a modulator output filter coupled between the output of the modulator and the power amplifier supply voltage.

5 **[0021]** In some examples, the envelope tracker includes a DC-to-DC converter and an error amplifier configured to operate in parallel with one another to generate the power amplifier supply voltage.

10 **[0022]** In another aspect, the present disclosure relates to a method of radio frequency signal amplification in a mobile device. The method includes generating a power amplifier supply voltage that changes in relation to an envelope of a radio frequency signal using an envelope tracker, wherein the envelope tracker includes a DC-to-DC converter and
15 an error amplifier configured to operate in parallel with one another to generate the power amplifier supply voltage, powering a composite cascode power amplifier using the power amplifier supply voltage, the composite cascode power amplifier including an enhancement mode field-effect transistor and a depletion mode field-effect transistor in cascode with the enhancement-mode field-effect transistor, and amplifying the radio frequency signal using the
15 composite cascode power amplifier.

[0023] In various examples, the enhancement mode field-effect transistor is a metal oxide semiconductor transistor.

[0024] In a number of examples, the enhancement mode field-effect transistor is a short channel n-type metal oxide semiconductor transistor.

20 **[0025]** In several examples, the depletion mode field-effect transistor is a Schottky gate field-effect transistor.

[0026] In some examples, a source of the enhancement mode field-effect transistor is connected to a ground voltage, and a drain of the enhancement mode field-effect transistor is connected to an output terminal of the composite cascode power amplifier through the
25 depletion mode field-effect transistor. According to a number of examples, a gate of the depletion mode transistor is biased by the ground voltage. In accordance with several examples, a gate of the depletion mode transistor is biased by a positive voltage above the ground voltage.

[0027] In various examples, the method further includes providing the power
30 amplifier supply voltage to a drain of the depletion mode field-effect transistor using a choke inductor.

[0028] In several examples, the method further includes providing a gate bias voltage to a gate of the enhancement mode field-effect transistor using a gate bias inductor.

[0029] In some examples, generating the power amplifier supply voltage includes outputting a plurality of regulated voltages from a DC-to-DC converter, generating a modulator output voltage based on the plurality of regulated voltages and the envelope of the radio frequency signal using a modulator, and filtering the modulator output voltage to generate the power amplifier supply voltage using a modulator output filter.

[0030] In various examples, generating the power amplifier supply voltage includes tracking the envelope using a DC-to-DC converter and an error amplifier operating in parallel.

BRIEF DESCRIPTION OF THE DRAWINGS

[0031] Figure 1 is a schematic diagram of one embodiment of a mobile device.

[0032] Figure 2 is a schematic diagram of one embodiment of a transmit system for transmitting radio frequency (RF) signals from a mobile device.

[0033] Figure 3 is a schematic diagram of a power amplifier according to one embodiment.

[0034] Figure 4A is a graph of one example of power gain versus output power for a common source n-type metal oxide semiconductor (NMOS) power amplifier.

[0035] Figure 4B is a graph of one example of power gain versus output power for a composite cascode power amplifier.

[0036] Figure 4C is a graph of one example of quiescent drain current versus supply voltage for a common source NMOS power amplifier.

[0037] Figure 4D is a graph of one example of quiescent drain current versus supply voltage for a composite cascode power amplifier.

[0038] Figure 5A is a graph of one example of gain versus output power for a composite cascode power amplifier.

[0039] Figure 5B is a graph of one example of power added efficiency (PAE) versus output power for a composite cascode power amplifier.

[0040] Figure 5C is a graph of one example of quiescent current versus power amplifier supply voltage for a composite cascode power amplifier.

[0041] Figure 6 is a schematic diagram of a power amplifier according to another embodiment.

[0042] Figure 7A is a graph of one example of drain current versus drain voltage for a short channel metal oxide semiconductor (MOS) transistor.

[0043] Figure 7B is a graph of one example of drain current versus gate voltage for a short channel MOS transistor.

5 [0044] Figure 8A is a graph of one example of a power amplifier supply voltage versus time.

[0045] Figure 8B is a graph of another example of a power amplifier supply voltage versus time.

10 [0046] Figure 9A is a schematic diagram of an envelope tracking system according to one embodiment.

[0047] Figure 9B is a schematic diagram of an envelope tracking system according to another embodiment.

[0048] Figure 10 is a schematic diagram of an envelope tracking system according to another embodiment.

15 [0049] Figure 11A is a schematic diagram of one embodiment of a packaged module.

[0050] Figure 11B is a schematic diagram of a cross-section of the packaged module of Figure 11A taken along the lines 11B–11B.

20 [0051] Figure 12 is a schematic diagram of one embodiment of a phone board.

DETAILED DESCRIPTION OF EMBODIMENTS

[0052] The following detailed description of certain embodiments presents various descriptions of specific embodiments. However, the innovations described herein can be embodied in a multitude of different ways, for example, as defined and covered by the claims.

25 In this description, reference is made to the drawings where like reference numerals can indicate identical or functionally similar elements. It will be understood that elements illustrated in the figures are not necessarily drawn to scale. Moreover, it will be understood that certain embodiments can include more elements than illustrated in a drawing and/or a subset of the elements illustrated in a drawing. Further, some embodiments can incorporate

30 any suitable combination of features from two or more drawings.

[0053] Figure 1 is a schematic diagram of one example of a mobile device 100. The mobile device 100 includes a baseband system 1, a transceiver 2, a front end system 3, antennas 4, a power management system 5, a memory 6, a user interface 7, and a battery 8.

[0054] The mobile device 100 can be used communicate using a wide variety of communications technologies, including, but not limited to, 2G, 3G, 4G (including LTE, LTE-Advanced, and LTE-Advanced Pro), 5G, WLAN (for instance, Wi-Fi), WPAN (for instance, Bluetooth and ZigBee), WMAN (for instance, WiMax), and/or GPS technologies.

[0055] The transceiver 2 generates RF signals for transmission and processes incoming RF signals received from the antennas 4. It will be understood that various functionalities associated with the transmission and receiving of RF signals can be achieved by one or more components that are collectively represented in Figure 1 as the transceiver 2. In one example, separate components (for instance, separate circuits or dies) can be provided for handling certain types of RF signals.

[0056] The front end system 3 aids in conditioning signals transmitted to and/or received from the antennas 4. In the illustrated embodiment, the front end system 3 includes power amplifiers (PAs) 11, low noise amplifiers (LNAs) 12, filters 13, switches 14, and duplexers 15. However, other implementations are possible.

[0057] For example, the front end system 3 can provide a number of functionalities, including, but not limited to, amplifying signals for transmission, amplifying received signals, filtering signals, switching between different bands, switching between different power modes, switching between transmission and receiving modes, duplexing of signals, multiplexing of signals (for instance, diplexing or triplexing), or some combination thereof.

[0058] In certain implementations, the mobile device 100 supports carrier aggregation, thereby providing flexibility to increase peak data rates. Carrier aggregation can be used for both Frequency Division Duplexing (FDD) and Time Division Duplexing (TDD), and may be used to aggregate a plurality of carriers or channels. Carrier aggregation includes contiguous aggregation, in which contiguous carriers within the same operating frequency band are aggregated. Carrier aggregation can also be non-contiguous, and can include carriers separated in frequency within a common band and/or in different bands.

[0059] The antennas 4 can include antennas used for a wide variety of types of communications. For example, the antennas 4 can include antennas associated transmitting

and/or receiving signals associated with a wide variety of frequencies and communications standards.

[0060] In certain implementations, the antennas 4 support MIMO communications and/or switched diversity communications. For example, MIMO communications use multiple antennas for communicating multiple data streams over a single radio frequency channel. MIMO communications benefit from higher signal to noise ratio, improved coding, and/or reduced signal interference due to spatial multiplexing differences of the radio environment. Switched diversity refers to communications in which a particular antenna is selected for operation at a particular time. For example, a switch can be used to select a particular antenna from a group of antennas based on a variety of factors, such as an observed bit error rate and/or a signal strength indicator.

[0061] The mobile device 100 can operate with beamforming in certain implementations. For example, the front end system 3 can include phase shifters having variable phase controlled by the transceiver 2. Additionally, the phase shifters are controlled to provide beam formation and directivity for transmission and/or reception of signals using the antennas 4. For example, in the context of signal transmission, the phases of the transmit signals provided to the antennas 4 are controlled such that radiated signals from the antennas 4 combine using constructive and destructive interference to generate an aggregate transmit signal exhibiting beam-like qualities with more signal strength propagating in a given direction. In the context of signal reception, the phases are controlled such that more signal energy is received when the signal is arriving to the antennas 4 from a particular direction. In certain implementations, the antennas 4 include one or more arrays of antenna elements to enhance beamforming.

[0062] The baseband system 1 is coupled to the user interface 7 to facilitate processing of various user input and output (I/O), such as voice and data. The baseband system 1 provides the transceiver 2 with digital representations of transmit signals, which the transceiver 2 processes to generate RF signals for transmission. The baseband system 1 also processes digital representations of received signals provided by the transceiver 2. As shown in Figure 1, the baseband system 1 is coupled to the memory 6 of facilitate operation of the mobile device 100.

[0063] The memory 6 can be used for a wide variety of purposes, such as storing data and/or instructions to facilitate the operation of the mobile device 100 and/or to provide storage of user information.

5 [0064] The power management system 5 provides a number of power management functions of the mobile device 100. The power management system 5 of Figure 1 includes an envelope tracker 60. As shown in Figure 1, the power management system 5 receives a battery voltage from the battery 8. The battery 8 can be any suitable battery for use in the mobile device 100, including, for example, a lithium-ion battery.

10 [0065] The mobile device 100 of Figure 1 illustrates one example of an RF communication system that can include power amplifier(s) implemented in accordance with one or more features of the present disclosure. However, the teachings herein are applicable to RF communication systems implemented in a wide variety of ways.

[0066] Figure 2 is a schematic diagram of one embodiment of a transmit system 130 for transmitting RF signals from a mobile device. The transmit system 130 includes a
15 battery 101, an envelope tracker 102, a power amplifier 103, a directional coupler 104, a duplexing and switching circuit 105, an antenna 106, a baseband processor 107, a signal delay circuit 108, a digital pre-distortion (DPD) circuit 109, an I/Q modulator 110, an observation receiver 111, an intermodulation detection circuit 112, an envelope delay circuit 121, a coordinate rotation digital computation (CORDIC) circuit 122, a shaping circuit 123, a digital-
20 to-analog converter 124, and a reconstruction filter 125.

[0067] The transmit system 130 of Figure 2 illustrates one example of an RF communication system that can include power amplifier(s) implemented in accordance with one or more features of the present disclosure. However, the teachings herein are applicable to RF communication systems implemented in a wide variety of ways.

25 [0068] The baseband processor 107 operates to generate an I signal and a Q signal, which correspond to signal components of a sinusoidal wave or signal of a desired amplitude, frequency, and phase. For example, the I signal can be used to represent an in-phase component of the sinusoidal wave and the Q signal can be used to represent a quadrature-phase component of the sinusoidal wave, which can be an equivalent representation of the sinusoidal
30 wave. In certain implementations, the I and Q signals are provided to the I/Q modulator 110 in a digital format. The baseband processor 107 can be any suitable processor configured to

process a baseband signal. For instance, the baseband processor 107 can include a digital signal processor, a microprocessor, a programmable core, or any combination thereof.

[0069] The signal delay circuit 108 provides adjustable delay to the I and Q signals to aid in controlling relative alignment between the envelope signal and the RF signal RF_{IN} .

5 The amount of delay provided by the signal delay circuit 108 is controlled based on amount of intermodulation detected by the intermodulation detection circuit 112.

[0070] The DPD circuit 109 operates to provide digital shaping to the delayed I and Q signals from the signal delay circuit 108 to generate digitally pre-distorted I and Q signals. In the illustrated embodiment, the DPD provided by the DPD circuit 109 is controlled based
10 on amount of intermodulation detected by the intermodulation detection circuit 112. The DPD circuit 109 serves to reduce a distortion of the power amplifier 103 and/or to increase the efficiency of the power amplifier 103.

[0071] The I/Q modulator 110 receives the digitally pre-distorted I and Q signals, which are processed to generate an RF signal RF_{IN} . For example, the I/Q modulator 110 can
15 include DACs configured to convert the digitally pre-distorted I and Q signals into an analog format, mixers for upconverting the analog I and Q signals to radio frequency, and a signal combiner for combining the upconverted I and Q signals into an RF signal suitable for amplification by the power amplifier 103. In certain implementations, the I/Q modulator 110 can include one or more filters configured to filter frequency content of signals processed
20 therein.

[0072] The envelope delay circuit 121 delays the I and Q signals from the baseband processor 107. Additionally, the CORDIC circuit 122 processes the delayed I and Q signals to generate a digital envelope signal representing an envelope of the RF signal RF_{IN} . Although Figure 2 illustrates an implementation using the CORDIC circuit 122, an envelope signal can
25 be obtained in other ways.

[0073] The shaping circuit 123 operates to shape the digital envelope signal to enhance the performance of the transmit system 130. In certain implementations, the shaping circuit 123 includes a shaping table that maps each level of the digital envelope signal to a corresponding shaped envelope signal level. Envelope shaping can aid in controlling linearity,
30 distortion, and/or efficiency of the power amplifier 103.

[0074] In the illustrated embodiment, the shaped envelope signal is a digital signal that is converted by the DAC 124 to an analog envelope signal. Additionally, the analog envelope signal is filtered by the reconstruction filter 125 to generate an envelope signal suitable for use by the envelope tracker 102. In certain implementations, the reconstruction
5 filter 125 includes a low pass filter.

[0075] With continuing reference to Figure 2, the envelope tracker 102 receives the envelope signal from the reconstruction filter 125 and a battery voltage V_{BATT} from the battery 101, and uses the envelope signal to generate a power amplifier supply voltage V_{PA} for the power amplifier 103 that changes in relation to the envelope of the RF signal RF_{IN} . The
10 power amplifier 103 receives the RF signal RF_{IN} from the I/Q modulator 110, and provides an amplified RF signal RF_{OUT} to the antenna 106 through the duplexing and switching circuit 105, in this example.

[0076] The directional coupler 104 is positioned between the output of the power amplifier 103 and the input of the duplexing and switching circuit 105, thereby allowing a
15 measurement of output power of the power amplifier 103 that does not include insertion loss of the duplexing and switching circuit 105. The sensed output signal from the directional coupler 104 is provided to the observation receiver 111, which can include mixers for down converting I and Q signal components of the sensed output signal, and DACs for generating I and Q observation signals from the downconverted signals.

[0077] The intermodulation detection circuit 112 determines an intermodulation product between the I and Q observation signals and the I and Q signals from the baseband processor 107. Additionally, the intermodulation detection circuit 112 controls the DPD provided by the DPD circuit 109 and/or a delay of the signal delay circuit 108 to control relative alignment between the envelope signal and the RF signal RF_{IN} .
20

[0078] By including a feedback path from the output of the power amplifier 103 and baseband, the I and Q signals can be dynamically adjusted to optimize the operation of the transmit system 130. For example, configuring the transmit system 130 in this manner can aid in providing power control, compensating for transmitter impairments, and/or in performing DPD.
25

[0079] Although illustrated as a single stage, the power amplifier 103 can include one or more stages. Furthermore, RF communication systems such as mobile devices can
30

include multiple power amplifiers. In such implementations, separate envelope trackers can be provided for different power amplifiers and/or one or more shared envelope trackers can be used.

5 **Composite Cascode Power Amplifiers for Envelope Tracking Applications**

[0080] Envelope tracking is a technique that can be used to increase power added efficiency (PAE) of a power amplifier by efficiently controlling a voltage level of a power amplifier supply voltage in relation to an envelope of the RF signal amplified by the power amplifier. Thus, when the envelope of the RF signal increases, the voltage supplied to the power amplifier can be increased. Likewise, when the envelope of the RF signal decreases, the voltage supplied to the power amplifier can be decreased to reduce power consumption.

[0081] In one example, an envelope tracker includes a DC-to-DC converter that operates in combination with an error amplifier to generate a power amplifier supply voltage based on an envelope signal. For example, the DC-to-DC converter and the error amplifier can be electrically connected in parallel with one another, and the DC-to-DC converter can track low frequency components of the envelope signal while the error amplifier can track high frequency components of the envelope signal. For example, the DC-to-DC converter's switching frequency can be reduced to be less than a maximum frequency component of the envelope signal, and the error amplifier can operate to smooth gaps in the converter's output to generate the power amplifier supply voltage. In certain implementations, the DC-to-DC converter and error amplifier are combined via a combiner.

[0082] In another example, an envelope tracker includes a multi-output boost switcher for generating regulated voltages of different voltage levels, a bank of switches for controlling selection of a suitable regulated voltage over time based on the envelope signal, and a filter for filtering the output of the switch bank to generate the power amplifier supply voltage.

[0083] Composite cascode power amplifiers for envelope tracking applications are provided herein. In certain embodiments, an envelope tracking system includes a composite cascode power amplifier that amplifies an RF signal and that receives power from a power amplifier supply voltage, and an envelope tracker that generates the power amplifier supply voltage based on an envelope of the RF signal. The composite cascode power amplifier

includes an enhancement mode (E-MODE) field-effect transistor (FET) for amplifying the RF signal and a depletion mode (D-MODE) FET in cascode with the E-MODE FET.

[0084] By implementing the power amplifier in this manner, the benefits offered by E-MODE and D-MODE transistors are realized while avoiding the negative aspects of these transistor types.

[0085] For example, E-MODE FETs possess many desirable properties such as high transition frequency (f_t), ability to be biased with a readily available positive voltage, and/or low phase distortion (AM-to-PM) arising from highly linear gate capacitance and negligible gate current. However, E-MODE FETs can also suffer from poor voltage rating, channel length modulation, drain induced barrier lowering, and/or other transistor non-idealities. In contrast, D-MODE FETs typically have high voltage rating, but suffer from negative voltage biasing for operation, very high negative voltage biasing for standby operation, and/or poor phase distortion due to non-linear gate current.

[0086] In certain implementations, the E-MODE FET is implemented as a short channel metal oxide semiconductor (MOS) transistor, while the D-MODE FET is implemented as metal-semiconductor FET (MESFET), which is also referred to herein as a Schottky gate FET. Since Schottky gate D-MODE FETs typically have higher voltage ratings than E-MODE MOS transistors, the composite cascode power amplifier operates with higher voltage rating relative to a common source E-MODE MOS power amplifier. The high voltage rating allows the composite cascode power amplifier to be used in envelope tracking applications in which the power amplifier supply voltage operates over a wide voltage range. Furthermore, the composite cascode power amplifier also exhibits high f_t , high linearity, low phase distortion, low quiescent current, and/or low gain variation versus power amplifier supply voltage. Moreover, the composite cascode power amplifier need not operate with a negative voltage biasing, thereby avoiding a need for a negative charge pump, which increases static and dynamic power consumption and typically includes an oscillator that gives rise to spurious emissions.

[0087] The D-MODE FET can be biased in a variety of ways. In a first example, the gate of the D-MODE FET is biased using ground. In another example, the gate of the D-MODE FET is biased using a positive common gate voltage. Biasing the gate of the D-MODE

FET with a positive voltage can provide a mechanism for balancing between gain variation and PAE.

[0088] A D-MODE transistor is also referred to herein as a normally ON transistor, since the D-MODE transistor conducts when operating with a gate-to-source voltage of 0 V.

5 An E-MODE transistor is referred to herein as a normally OFF transistor.

[0089] Figure 3 is a schematic diagram of a power amplifier 250 according to one embodiment. The power amplifier 250 includes an E-MODE MOS transistor 241, a D-MODE Schottky gate FET 242, an input DC blocking capacitor 243, an output DC blocking capacitor 244, a gate bias inductor 245, and a choke inductor 246.

10 **[0090]** Although Figure 3 depicts one embodiment of a composite cascode power amplifier, the teachings herein are applicable to composite cascode power amplifiers implemented in a wide variety of ways.

[0091] The power amplifier 250 receives an RF input signal RF_{IN} at an RF input terminal, and provides an amplified RF output signal RF_{OUT} to an RF output terminal. In the illustrated embodiment, the input DC blocking capacitor 243 is connected between the RF input terminal and the gate of the E-MODE MOS transistor 241 to allow biasing of the gate voltage of the E-MODE MOS transistor 241 separately from the DC voltage of the RF input terminal. Additionally, the output DC blocking capacitor 244 is connected between the drain of the D-MODE Schottky gate FET 242 and the RF output terminal to decouple the drain voltage of the FET 242 from the DC voltage of the RF output terminal.

20 **[0092]** As shown in Figure 3, the choke inductor 246 provides the power amplifier supply voltage V_{PA} to the drain of the D-MODE Schottky gate FET 242. The power amplifier supply voltage V_{PA} can be generated by an envelope tracker including, but not limited to, any of the envelope trackers disclosed herein.

25 **[0093]** The E-MODE MOS transistor 241 includes a gate that receives the RF input signal RF_{IN} . The D-MODE FET 242 operates in cascode with the E-MODE MOS transistor 241 to generate the RF output signal RF_{OUT} . In the illustrated embodiment, the gate of the E-MODE MOS transistor 241 is biased by a gate bias voltage V_{GBIAS} provided by the gate bias inductor 245, while the gate of the D-MODE Schottky gate FET 242 is biased by a ground

voltage (ground). In certain implementations, the E-MODE MOS transistor 241 is a short channel n-type metal oxide semiconductor (NMOS) transistor.

[0094] Figure 4A is a graph of one example of power gain versus output power for a common source n-type metal oxide semiconductor (NMOS) power amplifier.

[0095] Figure 4B is a graph of one example of power gain versus output power for a composite cascode power amplifier.

5 [0096] As shown by a comparison of Figure 4A and Figure 4B, implementing the power amplifier as a composite cascode power amplifier reduces variation in gain (for instance, from about 15 dB to about 3 dB, in this example).

[0097] Figure 4C is a graph of one example of quiescent drain current versus supply voltage for a common source NMOS power amplifier.

10 [0098] Figure 4D is a graph of one example of quiescent drain current versus supply voltage for a composite cascode power amplifier.

[0099] As shown by a comparison of Figure 4C and Figure 4D, implementing the power amplifier as a composite cascode power amplifier reduces variation in quiescent drain current (for instance, from about 12x to about 1.25x, in this example).

15 [0100] Figure 5A is a graph of one example of gain versus output power for a composite cascode power amplifier.

[0101] Figure 5B is a graph of one example of power added efficiency (PAE) versus output power for a composite cascode power amplifier.

20 [0102] Figure 5C is a graph of one example of quiescent current versus power amplifier supply voltage for a composite cascode power amplifier.

[0103] Figure 6 is a schematic diagram of a power amplifier 280 according to another embodiment. The power amplifier 280 includes an E-MODE MOS transistor 241, a D-MODE Schottky gate FET 242, an input DC blocking capacitor 243, an output DC blocking capacitor 244, a gate bias inductor 245, and a choke inductor 246.

25 [0104] The power amplifier 280 of Figure 5 is similar to the power amplifier 250 of Figure 3, except that in the power amplifier 280 of Figure 5 the D-MODE Schottky gate FET 242 is biased by a cascode gate bias voltage C_{CBIAS} having a positive voltage above ground.

30 [0105] Biasing the gate of the D-MODE FET 242 with a positive voltage can provide a mechanism for balancing between gain variation and PAE.

[0106] Figure 7A is a graph of one example of drain current versus drain voltage for a short channel MOS transistor. Various plots are depicted of drain current versus drain voltage at different gate-to-source voltages of the short channel MOS transistor. Plots are included both without taking into account channel length modulation (dashed line plots) and
5 with taking into account channel length modulation (solid line plots).

[0107] Figure 7B is a graph of one example of drain current versus gate voltage for a short channel MOS transistor. The graph depicts one example of a shift in transistor threshold voltage arising from drain-induced barrier lowering.

[0108] Figures 8A-8B show two examples of power amplifier supply voltage
10 versus time.

[0109] In Figure 8A, a graph 447 illustrates one example of the voltage of an RF signal 441 and a power amplifier supply voltage 443 versus time. The RF signal 441 has an envelope 442.

[0110] It can be important that the power amplifier supply voltage 443 of a power
15 amplifier has a voltage greater than that of the RF signal 441. For example, powering a power amplifier using a power amplifier supply voltage that has a magnitude less than that of the RF signal can clip the RF signal, thereby creating signal distortion and/or other problems. Thus, it can be important the power amplifier supply voltage 443 be greater than that of the envelope 442. However, it can be desirable to reduce a difference in voltage between the power
20 amplifier supply voltage 443 and the envelope 442 of the RF signal 441, as the area between the power amplifier supply voltage 443 and the envelope 442 can represent lost energy, which can reduce battery life and increase heat generated in a wireless device.

[0111] In Figure 8B, a graph 448 illustrates another example of the voltage of an
25 RF signal 441 and a power amplifier supply voltage 444 versus time. In contrast to the power amplifier supply voltage 443 of Figure 8A, the power amplifier supply voltage 444 of Figure 8B changes in relation to the envelope 442 of the RF signal 441. The area between the power amplifier supply voltage 444 and the envelope 442 in Figure 8B is less than the area between the power amplifier supply voltage 443 and the envelope 442 in Figure 8A, and thus the graph 448 of Figure 8B can be associated with a power amplifier having greater energy
30 efficiency.

[0112] Figure 9A is a schematic diagram of an envelope tracking system 500 according to one embodiment. The envelope tracking system 500 includes a power amplifier 501 and an envelope tracker 502. The power amplifier 501 provides amplification to a radio frequency signal 503.

5 [0113] The envelope tracker 502 receives an envelope signal 504 corresponding to an envelope of the radio frequency signal 503. Additionally, the envelope tracker 502 generates a power amplifier supply voltage V_{PA} , which supplies power to the power amplifier 501.

10 [0114] The illustrated envelope tracker 502 includes a DC-to-DC converter 511 and an error amplifier 512 that operate in combination with one another to generate the power amplifier supply voltage V_{PA} based on the envelope signal 504. In the illustrated embodiment, an output of the DC-to-DC converter 511 and an output of the error amplifier 512 are combined using a combiner 515.

15 [0115] The envelope tracker 502 of Figure 9A illustrates one example of analog envelope tracking, in which a switching regulator operate in parallel with one another to track an envelope of an RF signal.

[0116] Figure 9B is a schematic diagram of an envelope tracking system 540 according to another embodiment. The envelope tracking system 540 includes a power amplifier 501 and an envelope tracker 532. The power amplifier 501 provides amplification to a radio frequency signal 503.

20 [0117] The envelope tracker 532 receives an envelope signal 504 corresponding to an envelope of the radio frequency signal 503. Additionally, the envelope tracker 532 generates a power amplifier supply voltage V_{PA} , which supplies power to the power amplifier 501.

25 [0118] The illustrated envelope tracker 532 includes a multi-level switching circuit 535. In certain implementations, the multi-level switching circuit includes a multi-output DC-to-DC converter for generating regulated voltages of different voltage levels, switches for controlling selection of a suitable regulated voltage over time based on the envelope signal, and a filter for filtering the output of the switches to generate the power amplifier supply voltage.

30

[0119] The envelope tracker 532 of Figure 9B illustrates one example of MLS envelope tracking.

[0120] Figure 10 is a schematic diagram of an envelope tracking system 600 according to another embodiment. The envelope tracking system 600 includes a power amplifier 501 and an envelope tracker 602. The power amplifier 501 provides amplification to a radio frequency signal 503.

[0121] The envelope tracker 602 receives an envelope signal corresponding to an envelope of the radio frequency signal 503. In this example, the envelope signal is differential. Additionally, the envelope tracker 602 generates a power amplifier supply voltage V_{PA} , which supplies power to the power amplifier 501.

[0122] The illustrated envelope tracker 602 includes an envelope amplifier 611, a first comparator 621, a second comparator 622, a third comparator 623, a coding and dithering circuit 624, a multi-output boost switcher 625, a filter 626, a switch bank 627, and a capacitor bank 630. The capacitor bank 630 includes a first capacitor 631, a second capacitor 632, and a third capacitor 633. Additionally, the switch bank 627 includes a first switch 641, a second switch 642, and a third switch 643.

[0123] The envelope amplifier 611 amplifies the envelope signal to provide an amplified envelope signal to the first to third comparators 621-623. The first to third comparators 621-623 compare the amplified envelope signal to a first threshold T1, a second threshold T2, and a third threshold T3, respectively. The results of the comparisons are provided to the coding and dithering circuit 624, which processes the results to control selection of switches of the switch bank 627. The coding and dithering circuit 624 can activate the switches while using coding and/or dithering to reduce artifacts arising from opening and closing the switches.

[0124] Although an example with three comparators is shown, more or fewer comparators can be used. Furthermore, the coding and dithering circuit 624 can be omitted in favor of controlling the switch bank in other ways. In a first example, coding but not dithering is used. In a second example, dithering but not coding is used. In a third example, neither coding nor dithering is used.

[0125] The multi-output boost switcher 625 generates a first regulated voltage V_{MLS1} , a second regulated voltage V_{MLS2} , and a third regulated voltage V_{MLS3} based on

providing DC-to-DC conversion of a battery voltage V_{BATT} . Although an example with three regulated voltages is shown, the multi-output boost switcher 625 can generate more or fewer regulated voltages. In certain implementations, at least a portion of the regulated voltages are boosted relative to the battery voltage V_{BATT} . In some configurations, one or more of the regulated voltages is a buck voltage having a voltage lower than the battery voltage V_{BATT} .

[0126] The capacitor bank 630 aids in stabilizing the regulated voltages generated by the multi-output boost switcher 625. For example, the capacitors 631-633 operate as decoupling capacitors.

[0127] The filter 626 processes the output of the switch bank 627 to generate the power amplifier supply voltage V_{PA} . By controlling the selection of the switches 641-643 over time based on the envelope signal, the power amplifier supply voltage V_{PA} is generated to track the envelope signal.

[0128] Figure 11A is a schematic diagram of one embodiment of a packaged module 800. Figure 11B is a schematic diagram of a cross-section of the packaged module 800 of Figure 11A taken along the lines 11B–11B.

[0129] The packaged module 800 includes an IC or die 801, surface mount components 803, wirebonds 808, a package substrate 820, and encapsulation structure 840. The package substrate 820 includes pads 806 formed from conductors disposed therein. Additionally, the die 801 includes pads 804, and the wirebonds 808 have been used to electrically connect the pads 804 of the die 801 to the pads 806 of the package substrate 820.

[0130] The die 801 includes a power amplifier 846, which can be implemented in accordance with any of the embodiments herein.

[0131] The package substrate 820 can be configured to receive a plurality of components such as the die 801 and the surface mount components 803, which can include, for example, surface mount capacitors and/or inductors.

[0132] As shown in Figure 11B, the packaged module 800 is shown to include a plurality of contact pads 832 disposed on the side of the packaged module 800 opposite the side used to mount the die 801. Configuring the packaged module 800 in this manner can aid in connecting the packaged module 800 to a circuit board such as a phone board of a wireless device. The example contact pads 832 can be configured to provide RF signals, bias signals, power low voltage(s) and/or power high voltage(s) to the die 801 and/or the surface mount

components 803. As shown in Figure 11B, the electrical connections between the contact pads 832 and the die 801 can be facilitated by connections 833 through the package substrate 820. The connections 833 can represent electrical paths formed through the package substrate 820, such as connections associated with vias and conductors of a multilayer laminated package substrate.

[0133] In some embodiments, the packaged module 800 can also include one or more packaging structures to, for example, provide protection and/or facilitate handling of the packaged module 800. Such a packaging structure can include overmold or encapsulation structure 840 formed over the package substrate 820 and the components and die(s) disposed thereon.

[0134] It will be understood that although the packaged module 800 is described in the context of electrical connections based on wirebonds, one or more features of the present disclosure can also be implemented in other packaging configurations, including, for example, flip-chip configurations.

[0135] Figure 12 is a schematic diagram of one embodiment of a phone board 900. The phone board 900 includes the module 800 shown in Figures 11A-11B attached thereto. Although not illustrated in Figure 12 for clarity, the phone board 900 can include additional components and structures.

Applications

[0136] Some of the embodiments described above have provided examples in connection with wireless devices or mobile phones. However, the principles and advantages of the embodiments can be used for any other systems or apparatus that have needs for power amplifiers.

[0137] Such envelope trackers can be implemented in various electronic devices. Examples of the electronic devices can include, but are not limited to, consumer electronic products, parts of the consumer electronic products, electronic test equipment, etc. Examples of the electronic devices can also include, but are not limited to, memory chips, memory modules, circuits of optical networks or other communication networks, and disk driver circuits. The consumer electronic products can include, but are not limited to, a mobile phone, a telephone, a television, a computer monitor, a computer, a hand-held computer, a personal

digital assistant (PDA), a microwave, a refrigerator, an automobile, a stereo system, a cassette recorder or player, a DVD player, a CD player, a VCR, an MP3 player, a radio, a camcorder, a camera, a digital camera, a portable memory chip, a washer, a dryer, a washer/dryer, a copier, a facsimile machine, a scanner, a multi-functional peripheral device, a wrist watch, a clock,
5 etc. Further, the electronic devices can include unfinished products.

Conclusion

[0138] Unless the context clearly requires otherwise, throughout the description and the claims, the words “comprise,” “comprising,” and the like are to be construed in an
10 inclusive sense, as opposed to an exclusive or exhaustive sense; that is to say, in the sense of “including, but not limited to.” The word “coupled”, as generally used herein, refers to two or more elements that may be either directly connected, or connected by way of one or more intermediate elements. Likewise, the word “connected”, as generally used herein, refers to two or more elements that may be either directly connected, or connected by way of one or more
15 intermediate elements. Additionally, the words “herein,” “above,” “below,” and words of similar import, when used in this application, shall refer to this application as a whole and not to any particular portions of this application. Where the context permits, words in the above Detailed Description using the singular or plural number may also include the plural or singular number respectively. The word “or” in reference to a list of two or more items, that word
20 covers all of the following interpretations of the word: any of the items in the list, all of the items in the list, and any combination of the items in the list.

[0139] Moreover, conditional language used herein, such as, among others, “can,” “could,” “might,” “can,” “e.g.,” “for example,” “such as” and the like, unless specifically stated otherwise, or otherwise understood within the context as used, is generally intended to convey
25 that certain embodiments include, while other embodiments do not include, certain features, elements and/or states. Thus, such conditional language is not generally intended to imply that features, elements and/or states are in any way required for one or more embodiments or that one or more embodiments necessarily include logic for deciding, with or without author input or prompting, whether these features, elements and/or states are included or are to be performed
30 in any particular embodiment.

[0140] The above detailed description of embodiments of the invention is not intended to be exhaustive or to limit the invention to the precise form disclosed above. While specific embodiments of, and examples for, the invention are described above for illustrative purposes, various equivalent modifications are possible within the scope of the invention, as those skilled in the relevant art will recognize. For example, while processes or blocks are presented in a given order, alternative embodiments may perform routines having steps, or employ systems having blocks, in a different order, and some processes or blocks may be deleted, moved, added, subdivided, combined, and/or modified. Each of these processes or blocks may be implemented in a variety of different ways. Also, while processes or blocks are at times shown as being performed in series, these processes or blocks may instead be performed in parallel, or may be performed at different times.

[0141] The teachings of the invention provided herein can be applied to other systems, not necessarily the system described above. The elements and acts of the various embodiments described above can be combined to provide further embodiments.

[0142] While certain embodiments of the inventions have been described, these embodiments have been presented by way of example only, and are not intended to limit the scope of the disclosure. Indeed, the novel methods and systems described herein may be embodied in a variety of other forms; furthermore, various omissions, substitutions and changes in the form of the methods and systems described herein may be made without departing from the spirit of the disclosure. The accompanying claims and their equivalents are intended to cover such forms or modifications as would fall within the scope and spirit of the disclosure.

WHAT IS CLAIMED IS:

1. A mobile device comprising:

a transceiver configured to generate a radio frequency signal;

5 a power management system including an envelope tracker configured to generate a power amplifier supply voltage that changes in relation to an envelope of the radio frequency signal, wherein the envelope tracker includes a DC-to-DC converter and an error amplifier configured to operate in parallel with one another to generate the power amplifier supply voltage; and

10 a front end system including a composite cascode power amplifier configured to amplify the radio frequency signal and to receive power from the power amplifier supply voltage, the composite cascode power amplifier including an enhancement mode field-effect transistor configured to receive the radio frequency signal and a depletion mode field-effect transistor in cascode with the enhancement-mode field-effect transistor.

2. The mobile device of claim 1 wherein the enhancement mode field-effect transistor is a metal oxide semiconductor transistor.

20 3. The mobile device of claim 1 wherein the depletion mode field-effect transistor is a Schottky gate field-effect transistor.

4. The mobile device of claim 1 wherein a source of the enhancement mode field-effect transistor is connected to a ground voltage, and a drain of the enhancement mode field-effect transistor is connected to an output terminal of the composite cascode power amplifier through the depletion mode field-effect transistor.

5. The mobile device of claim 4 wherein a gate of the depletion mode transistor is biased by the ground voltage.

30 6. The mobile device of claim 4 wherein a gate of the depletion mode transistor is biased by a positive voltage above the ground voltage.

7. The mobile device of claim 1 wherein the composite cascode power amplifier further includes a choke inductor electrically connected between the power amplifier supply voltage and a drain of the depletion mode field-effect transistor.

5 8. The mobile device of claim 1 wherein the composite cascode power amplifier further includes a gate bias inductor configured to provide a gate bias voltage to a gate of the enhancement mode field-effect transistor.

10 9. An envelope tracking system comprising:
 an envelope tracker configured to generate a power amplifier supply voltage that changes in relation to an envelope of a radio frequency signal, wherein the envelope tracker includes a DC-to-DC converter and an error amplifier configured to
15 operate in parallel with one another to generate the power amplifier supply voltage; and
 a composite cascode power amplifier configured to amplify the radio frequency signal and to receive power from the power amplifier supply voltage, the composite cascode power amplifier including an enhancement mode field-effect transistor configured to receive the radio frequency signal and a depletion mode field-effect
20 transistor in cascode with the enhancement-mode field-effect transistor.

 10. The envelope tracking system of claim 10 wherein the enhancement mode field-effect transistor is a short channel n-type metal oxide semiconductor transistor.

25 11. The envelope tracking system of claim 10 wherein a source of the enhancement mode field-effect transistor is connected to a ground voltage, and a drain of the enhancement mode field-effect transistor is connected to an output terminal of the composite cascode power amplifier through the depletion mode field-effect transistor.

30 12. The envelope tracking system of claim 12 wherein a gate of the depletion mode transistor is biased by the ground voltage.

13. The envelope tracking system of claim 12 wherein a gate of the depletion mode transistor is biased by a positive voltage above the ground voltage.

5

14. A method of radio frequency signal amplification in a mobile device, the method comprising:

generating a power amplifier supply voltage that changes in relation to an envelope of a radio frequency signal using an envelope tracker, wherein the envelope tracker includes a DC-to-DC converter and an error amplifier configured to operate in parallel with one another to generate the power amplifier supply voltage;

powering a composite cascode power amplifier using the power amplifier supply voltage, the composite cascode power amplifier including an enhancement mode field-effect transistor and a depletion mode field-effect transistor in cascode with the enhancement-mode field-effect transistor; and

amplifying the radio frequency signal using the composite cascode power amplifier.

15. The method of claim 16 wherein the enhancement mode field-effect transistor is a metal oxide semiconductor transistor, and the depletion mode field-effect transistor is a Schottky gate field-effect transistor.

16. The method of claim 16 wherein a source of the enhancement mode field-effect transistor is connected to a ground voltage, the method further comprising biasing a gate of the depletion mode transistor using a positive voltage above the ground voltage.