

FIG. 1 (PRIOR ART)




FIG. 2




FIG. 3A




FIG. 3B




FIG. 4




FIG. 5

ACD BLOCK STATE INFORMATION	
0	0
0	1
1	0
1	1

FIG. 6A




FIG. 6B




FIG. 7A




FIG. 7B




FIG. 8A




FIG. 8B




FIG. 9




FIG. 10A




FIG. 10B




FIG. 11




FIG. 12A




FIG. 12B




FIG. 13A




FIG. 13B




FIG. 14A




FIG. 14B




FIG. 15




FIG. 16




FIG. 17

