




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 9/38	A1	(11) International Publication Number: WO 99/19793 (43) International Publication Date: 22 April 1999 (22.04.99)
(21) International Application Number: PCT/US98/21388 (22) International Filing Date: 8 October 1998 (08.10.98) (30) Priority Data: 08/949,279 13 October 1997 (13.10.97) US (71) Applicant (for all designated States except US): IDEA CORPORATION [US/US]; 19447 Pruneridge Avenue, Cupertino, CA 95014 (US). (72) Inventors; and (75) Inventors/Applicants (for US only): HULL, James, M. [US/US]; 11101 Chadwick Place, Cupertino, CA 95014 (US). FIELDEN, Kent [US/US]; 1466 Firebird Way, Sunnyvale, CA 94087 (US). MULDER, Hans [NL/US]; 199 Montcalm Street, San Francisco, CA 94110 (US). SHARANGPANI, Harshvardhan [IN/US]; 558 Hubbard Avenue, Santa Clara, CA 95051 (US). (74) Agents: MALLIE, Michael, J. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).		(81) Designated States: AL, AM, AT, AT (Utility model), AU (Petty patent), AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG). Published With international search report.

(54) Title: PROCESSOR UTILIZING TEMPLATE FIELD INSTRUCTION ENCODING



(57) Abstract

A processor having a large register file (10) utilizes a template field for encoding a set of most useful instruction sequences in a long instruction word format. The instruction set of the processor includes instructions which are one of the plurality of different instruction types. The execution units of the processor are similarly categorized into different types, wherein each instruction type may be executed on one or more of the execution unit types. The instructions are grouped together into 128-bit sized and aligned containers called bundles, with each bundle includes a plurality of instruction slots and a template field that specifies the mapping of the instruction slots to the execution unit types.