

INTERFACE CIRCUIT, DATA TRANSMISSION CIRCUIT, AND MEMORY

ABSTRACT

Embodiments of the disclosure relate to the technical field of semiconductors, and disclose an interface circuit, a data transmission circuit and a memory. The interface circuit includes a clock pad (102), data pads (101) and input buffer circuits (103), where the clock pad (102) and the data pads (101) are arranged in the first row, and the M data pads (101) are arranged on two sides of the clock pad (102), half of the M data pads (101) being arranged on each side, where the M input buffer circuits (103) are arranged in the second row and form an axis (AA1) perpendicular to the first row with the data pads (102) as reference, and the M input buffer circuits (103) are arranged on two sides of the axis (AA1), half of the M input buffer circuits (103) being arranged on each side, and where the distance between each input buffer circuit (103) and the axis (AA1) is smaller than the distance between the data pad (101) corresponding to the input buffer circuit (103) and the axis AA1.

[Fig. 2]