

22/11/03
2002070282

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



162162

(43) International Publication Date
28 November 2002 (28.11.2002)

PCT

(10) International Publication Number
WO 02/095531 A3

(51) International Patent Classification⁷: **H03K 17/16**

(21) International Application Number: PCT/US02/15261

(22) International Filing Date: 14 May 2002 (14.05.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/864,061 23 May 2001 (23.05.2001) US

(71) Applicant: **MICRON TECHNOLOGY, INC.** [US/US];
8000 S. Federal Way, Boise, ID 83707-0006 (US).

CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,
SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN,
YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,
NE, SN, TD, TG).

(72) Inventor: **HUNT, Ken, S.**; Burleigh, Heath Ride, Fin-
champstead, Berkshire RG40 3QE (GB).

Published:
— with international search report


(74) Agent: **PENCOSKE, Edward, L.**; Thorp Reed & Arm-
strong, LLP, One Oxford Center, 14th Floor, 301 Grant
Street, Pittsburgh, PA 15219-1425 (US).

(88) Date of publication of the international search report:
27 February 2003

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: CIRCUIT HAVING A CONTROLLABLE SLEW RATE



(57) Abstract: A circuit for producing an output signal at an output thereof in response to an input signal at an input thereof is comprised, in one embodiment, of a first switch (50) for connecting the output to a first voltage source and a second switch (54) for connecting the output to a second voltage source. A first control switch (64) is provided for turning off the first switch in response to the logic level of the input signal while a second control switch (66) is provided for turning off the second switch in response to the logic level of the input signal. An integrator (60, 62) is responsive to the input signal for turning on one of the first and second switches depending on the logic level of the input signal. A method of operating such a circuit is also disclosed.

WO 02/095531 A3



ACTION