

10
36
38
40
33
37
41
35
35
39
39
43
43
34
34
34
32
32
30
30
28
28
26
26
24
24
22
22
20
20
18
18
16
16
12
14

Fig. 1



10
36
38
40
33
37
41
35
35
39
39
43
43
34
34
34
42
42
32
32
30
30
28
28
26
26
24
24
22
22
20
20
18
18
16
16
12
14

Fig 2



10
50
36
52
38
54
40
45
48
45
44
33
46
44
39
37
46
45
41
42
45
43
43
34
35
34
35
39
34
42
42
32
32
30
30
28
28
26
26
24
24
22
22
20
20
18
18
16
16
12
14

Fig. 3



10
54
62
60
60
60
60
48
44
44
46
46
42
42
42
42
42
34
32
32
30
30
28
28
26
26
24
24
22
22
20
20
18
18
16
16
12
14

Fig 4



10
62
60
60
60
60
48
44
44
46
46
42
42
42
42
42
34
32
32
32
32
32
30
30
28
28
26
26
24
24
22
22
20
20
18
18
16
16
12
14

Fig 5



10
60
60
60
60
62
32
32
32
32
32
30
30
28
28
26
26
24
24
22
22
20
20
18
18
16
16
12
14

Fig 6



10
60
60
60
60
62
32
32
32
32
32
30
30
30
28
28
26
24
24
26
22
20
20
22
18
18
16
16
12
14

Fig 1



10
60
60
60
60
62
32
32
32
32
32
30
30
30
28
28
28
28
28
26
24
24
26
22
20
20
22
18
18
16
16
12
14

Fig 8



10
60
60
60
60
62
70
70
70
70
72
28
28
28
28
28
24
24
24
24
24
26
26
26
20
20
20
20
20
22
22
22
18
18
18
16
16
12
14

Fig 9



10
70
70
70
70
72
26
26
26
24
22
24
24
22
24
24
22
20
20
20
20
20
80
92
18
82
18
84
18
86
18
88
90
18
16
16
12
14

Fig 10




Fig 11




Fig 12



700
CPU
702
708
706
I/O DEVICE
PROCESSOR
MEMORY
CONTROL UNIT
704

Fig. 13



800
802
822
806
READ/WRITE CONTROL
812
DECODE
816
POWER
POWER SUPPLY
880
808
PROCESSOR
REFERENCE
882
ROW
884
WL1
886
WL2
888
BL
COL.
MEMORY
814
I/O
804
820
SENSORS
810

Fig. 14