Programmable Redundancy/Syndrome Generator

ABSTRACT

A hardware implementation of an error correcting encoder/decoder for polynomial codes which uses a single circuit to generate check symbols during the transmit operation and generate syndromes during a receive operation is disclosed. The selection of roots for the code generator and hence the code order is programmable.

Figure 3

This Sheet Has Been Replaced

