

CLAIMS

1. A phase change material switch comprising:
a phase change layer disposed on a metal liner;
a gate dielectric layer disposed on the phase change layer; and
a metal gate liner disposed on the gate dielectric layer.
2. The phase change material switch of claim 1, wherein the phase change layer comprises a phase change material.
3. The phase change material switch of claim 2, wherein the phase change material comprises one of selenium and tellurium.
4. The phase change material switch of claim 2, wherein the phase change material is $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST).
5. The phase change material switch of any of the preceding claims, further comprising:
a hardmask disposed on the metal gate liner;
one or more trenches disposed in the hardmask and configured to expose the metal gate liner; and
a conductive material disposed in the one or more trenches.
6. The phase change material switch of claim 5, further comprising a sidewall spacer disposed on the hardmask, the metal gate liner and the gate dielectric layer.
7. The phase change material switch of any of the preceding claims, wherein the metal gate liner and the gate dielectric layer are configured to be orthogonal to the phase change layer.
8. The phase change material switch of claim 7, in the form of a four-terminal phase change material switch.
9. A phase change material bridge device comprising:
a phase change material switch of any of claims 1 to 8;
an electrode comprising an intra-metal dielectric layer and at least two metal contact vias in the intra-metal dielectric layer; and
a metal liner disposed on a portion of the intra-metal dielectric layer and the least two metal contact vias;
wherein the gate dielectric layer is further disposed on the metal liner and the phase change layer and a remaining portion of the intra-metal dielectric layer and the least two metal contact vias, wherein the metal liner and the phase change layer comprise a horizontal bridge between the at least two metal contact vias.

10. A semiconductor structure comprising:
 - a phase change material switch of any of claims 1 to 8;
 - a semiconductor substrate;
 - an electrode disposed on the semiconductor substrate, wherein the electrode comprises an intra-metal dielectric layer and at least two metal contact vias in the intra-metal dielectric layer; and
 - a metal liner disposed on a portion of the intra-metal dielectric layer and the least two metal contact vias, wherein the metal liner and the phase change layer comprise a horizontal bridge between the at least two metal contact vias.
11. A method, comprising:
 - forming a metal liner on an electrode comprising an intra-metal dielectric layer and at least two metal contact vias in the intra-metal dielectric layer;
 - forming a phase change layer on the metal liner;
 - forming a first hardmask on the phase change layer;
 - selectively removing a portion of the metal liner, the phase change layer and the first hardmask to expose a portion of each of the intra-metal dielectric layer and the at least two metal contact vias, wherein a remaining portion of the metal liner, the phase change layer and the first hardmask forms a horizontal bridge between the at least two metal contact vias;
 - forming a gate dielectric layer on exterior surfaces of the metal liner, the phase change layer and the first hardmask, and the exposed portions of the intra-metal dielectric layer and each of the at least two metal contact vias; and
 - forming a metal gate liner on the gate dielectric layer.
12. The method of claim 11, further comprising:
 - forming a second hardmask on the metal gate liner;
 - etching the second hardmask to expose a portion of the metal gate liner; and
 - removing the exposed portion of the metal gate liner to expose the gate dielectric layer.
13. The method of claim 12, further comprising:
 - forming one or more metal gate contacts by forming one or more trenches in the second hardmask to expose the metal gate liner; and
 - depositing a conductive material in the one or more trenches.
14. The method of any of claims 11 to 13, wherein the phase change layer comprises $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST).
15. A method, comprising:

forming a metal liner on an electrode comprising an intra-metal dielectric layer and at least two metal contact vias in the intra-metal dielectric layer;
forming a sacrificial layer on the metal liner;
forming a first hardmask on the sacrificial layer;
selectively removing a portion of the metal liner, the sacrificial layer and the first hardmask to expose a portion of the intra-metal dielectric layer and each of the at least two metal contact vias, wherein a remaining portion of the metal liner, the sacrificial layer and the first hardmask forms a bridge between the at least two metal contact vias;
removing the first hardmask;
forming a gate dielectric layer on the metal liner and the exposed portions of the intra-metal dielectric layer and each of the at least two metal contact vias,
forming a metal gate liner on the gate dielectric layer;
forming a second hardmask on the metal gate liner;
etching the second hardmask to expose a portion of the metal gate liner;
removing the exposed portion of the metal gate liner to expose the gate dielectric layer;
removing the exposed portion of the gate dielectric layer to expose the sacrificial layer and a portion of the intra-metal dielectric layer and each of the at least two metal contact vias;
removing the sacrificial layer to expose the metal liner and form an airgap defined between a top surface of the metal liner and a bottom surface of the gate dielectric layer; and
depositing a phase change layer in the airgap and on the exposed portion of the metal liner, the intra-metal dielectric layer and each of the at least two metal contact vias.

16. The method of claim 15, further comprises forming sidewall spacers on sidewalls of the second hardmask, and the metal gate liner and the gate dielectric layer under the second hardmask prior to removing the sacrificial layer.

17. The method of claim 16, further comprising:
recessing the phase change layer on the exposed portion of the metal liner, the intra-metal dielectric layer and each of the at least two metal contact vias;
forming a dielectric cap layer on the recessed phase change layer;
recessing the dielectric cap layer;
forming an organic planarization layer on the recessed dielectric cap layer;
patterning the organic planarization layer to expose a portion of the intra-metal dielectric layer and each of the at least two metal contact vias;
forming the one or more metal gate contacts by forming one or more trenches in the second hardmask to expose the metal gate liner; and
depositing a conductive material in the one or more trenches.