

Description

The present invention relates generally to a semiconductor integrated circuit and, more particularly, to a semiconductor integrated circuit fabricated by a master slice approach, such as a gate array.

A master slice approach method is able to produce various semiconductor integrated circuits respectively having different logic functions and memory functions from a master wafer by modifying a wiring pattern formed on the master wafer. The master wafer comprises, for example, rows each of a plurality of basic cells each consisting of complementary MISFETs. A plurality of basic cells for an I/O buffer circuit, respectively corresponding to external terminals are arranged in the periphery of the semiconductor integrated circuit along the direction of arrangement of the external terminals.

Recent advancement in the function of the gate array type semiconductor integrated circuit device brought about urgent demand for the further miniaturization and increase in the degree of integration of the circuit elements of the gate array.

A technique for the miniaturization of circuit elements and the augmentation of the degree of integration of the gate array is disclosed in Japanese Patent Laid-open No. 63-53948. According to this known technique, a rectangular basic cell for an input-output buffer circuit (hereinafter referred to as "I/O cell") disposed outside an internal cell array region in which a plurality of rows of basic cells are arranged at predetermined intervals along the direction of lines with wiring regions therebetween is divided into a basic cell for an input buffer circuit (hereinafter referred to as "input circuit cell") and a basic cell for an output buffer circuit (hereinafter referred to as "output circuit cell"), such input circuit cells and such output circuit cells are arranged alternately along the direction of arrangement of such I/O cells, and external terminals (hereinafter referred to as "bonding pads") are arranged around the I/O cell region in correspondence with the I/O cells.

This known technique divides an I/O cell forming region into input circuit cell forming regions and output circuit cell forming regions to decide the size of the input circuit cell forming regions without being restricted by the size of the output circuit cells. The size of the input circuit forming region is diminished by an area corresponding to a vacant space in which no circuit element is formed or an area saved by the miniaturization of the circuit elements.

This known technique is able to diminish the input circuit cell forming region without being restricted by the size of MISFETs for the output buffer circuit, which is greater than that of MISFETs for the input buffer circuit, to enhance the capacity for driving external devices. However, this known technique has the following problems.

The basic cells in the internal cell array region can be miniaturized in accordance with a scaling rule, while the diminution of the size and pitch of the bonding pads is limited to a certain degree by restrictions on manufacturing conditions, such as the accuracy of bonding, and the size of bonding wires.

The lower limit of width of the I/O cell forming region on the side of the bonding pads is restricted by the bonding pads and hence the width cannot be diminished below a value limited by the bonding pads. The width of the I/O cell forming region on the side of the internal cell array region is the same as the width of the I/O cell forming region on the side of the bonding pads limited by the bonding pads. Accordingly, the diminution of the area of the I/O cell forming region below a certain lower limit is impossible even if the area of the input circuit cell forming region is diminished by miniaturizing the circuit elements to be arranged in the input circuit cell forming region, because the diminution of the width of the I/O cell forming region on the side of the bonding pads is limited by the bonding pads.

Suppose that the circuit elements in the basic cell are miniaturized, gates are formed in an internal cell array region having an area smaller than that of an ordinary internal array region, and the number of the gates formed in the internal array region is greater than that of gates formed in the ordinary internal array region. Since the length of the sides of the internal cell array region diminishes when the area of the same is diminished, the number of the I/O cells which can be arranged around the internal cell array region diminishes if the area of the I/O cell forming region remains unchanged. However, when the number of the gates is increased, the number of the I/O cells must be increased accordingly. Therefore, the area of the I/O cell forming region must be diminished and the I/O cell arranged around the internal cell array region must be increased. However, as mentioned above, it is impossible to diminish the area of the I/O cell forming region. Accordingly, a semiconductor pellet having a greater area must be used to form an increased number of I/O cells and, consequently, the size of the semiconductor integrated circuit device is increased despite the diminution of the area of the internal cell array region, which entails difficulty in mounting semiconductor integrated circuit devices in a high mounting density.

A further technique for increasing the integration density in the input/output cell region is disclosed in EP-A-0 257 437. In this known technique part of the input/output cell is realised by the cells of the internal cell array.

The present invention has been made in view of the foregoing problems and it is therefore an object of the present invention to provide a technique capable of forming an increased number of I/O cells without requiring a semiconductor pellet having an increase

area.

The semiconductor integrated circuit device of the present invention is defined in the claims.

In a first aspect of the present invention, a semiconductor integrated circuit device of a master slice type has a internal cell array region formed on a semiconductor pellet, and a plurality of I/O cell forming regions radially arranged along the periphery of the semiconductor pellet from the center of the internal cell array region around the internal cell array region, wherein each I/O cell forming region is divided into a plurality of cell forming regions along the periphery of the semiconductor pellet from the center of the internal cell array regions, the cell forming regions having a greater area are arranged in the outer portion of the I/O cell forming region on side of edge of semiconductor pellet, and the cell forming regions having a smaller area are arranged in the inner portion of the I/O cell forming region on side of the internal cell array forming region.

In a second aspect of the present invention, a semiconductor integrated circuit device of a master slice type has an internal cell array region formed on a semiconductor pellet, and a plurality of I/O cell forming regions radially arranged around the internal cell array region along the periphery of the semiconductor pellet from the center of the internal cell array region, wherein the width of I/O cell forming regions on side of the periphery of the semiconductor pellet are greater than that of the I/O cell forming regions on side of the internal cell array region.

Thus, the I/O cell forming regions and bonding pads can be arranged in the corners of the semiconductor pellet, in which any I/O cell forming region is not formed in the conventional semiconductor integrated circuit device. Accordingly, the number of the I/O cell forming regions and the number of bonding pads of the semiconductor integrated circuit device are greater than those of the conventional semiconductor integrated circuit device using a semiconductor pellet having the same area.

Furthermore, the degree of integration of the semiconductor integrated circuit device can be increased because the circuit elements in the basic cell are miniaturized and the number of the I/O cells arranged around the internal cell array region need not be decreased even if the area of the internal cell array region is diminished.

Embodiments of the invention will now be described in detail, by way of example, with reference to the accompanying drawings, in which:

Figure 1 is a schematic plan view of a semiconductor integrated circuit device in a first embodiment according to the present invention;

Figure 2 is a plan view of I/O cells formed in an I/O cell forming region in the semiconductor integrated circuit device of Fig. 1;

Figure 3A is a plan view of a plan view of an output

buffer circuit formed by wiring the I/O cells shown in Fig. 2;

Figure 3B is a circuit diagram showing an equivalent circuit of the output buffer circuit shown in Fig. 3A;

Figure 4A is a plan view of an input buffer circuit formed by wiring the I/O cells shown in Fig. 2;

Figure 4B is a circuit diagram showing an equivalent circuit of the input buffer circuit shown in Fig. 4A;

Figure 5 is a schematic plan view of a semiconductor integrated circuit device in a second embodiment according to the present invention; and Figure 6 is an enlarged schematic plan view of an output buffer circuit formed in the I/O cell forming region of the semiconductor integrated circuit shown in Fig. 5.

First Embodiment (Figs. 1, 2, 3A, 3B, 4A, 4B)

a semiconductor integrated circuit device in a first embodiment according to the present invention is a CMOS gate array.

As shown in Fig. 1, an internal cell array region A is disposed in the central portion of a semiconductor pellet 1. A plurality of basic cell lines 2 extending in the X direction are arranged in the Y direction at intervals. Spaces between the adjacent basic cell lines 2 are internal wiring regions B. Each basic cell line 2 comprises a plurality of basic cells 2a sequentially arranged along the X direction. Each basic cell 2a comprises a plurality of pairs each of an N-channel MOS transistor (hereinafter abbreviated to "NMOS") and a P-channel MOS transistor (hereinafter abbreviated to "PMOS"). The NMOSs are the same in size and function.

The internal wiring regions B formed between the adjacent basic cell lines 2 may be provided each with tens of aluminium conductors formed on an under field SiO₂ film.

A logic circuit having desired logical functions is formed by connecting the input and output terminals of the NMOSs and PMOSs of the basic cells 2a, and connecting logic cells formed within each basic cell line 2 by signal lines, not shown, and power lines, not shown.

External wiring region C is formed around the internal cell array region A. A predetermined number of first cell forming regions 3a are arranged along the periphery of the external wiring region C. A wiring region D is formed around the first cell forming regions 3a. Second cell forming regions 3b each having an area greater than that of the first cell forming region 3a are arranged along the periphery of the wiring region D. The number of the second cell forming regions 3b is equal to that of the first cell forming regions 3a, and the second cell forming regions 3b correspond to the first cell forming regions 3a, respec-

tively.

In the first embodiment, each first cell forming region 3a and the corresponding second cell forming region 3b constitute an I/O cell forming region 3. Bonding pads 4 are arranged around the second cell forming regions 3b along the X and Y directions in one-to-one correspondence with the second cell forming regions 3b.

An output buffer circuit receives an electric signal from an internal circuit having small electrical driving ability, amplifies the power of the electric signal to a power level high enough to drive an external electrical load, and protects the integrated circuit device from external surge noise. Circuit elements for the output buffer circuit are MOSs having a high driving ability, namely, MOSs having a large W/L ratio (W: gate width, L: gate length), because capacitance of the output bonding pad must be charged and discharged. Accordingly, circuit elements for the output circuit are larger than those for the input circuit. Therefore, the circuit elements for the input circuit are formed in the first cell forming regions 3a, and the circuit elements for the output circuit, which are larger than those for the input circuit, are formed in the second cell forming regions 3b.

Referring to Fig. 2, the first cell forming region 3a comprises a PMOS region 5P for a prebuffer circuit, a PMOS region 6P for an input circuit (hereinafter referred to as "input PMOS region"), an NMOS region 5N for the prebuffer circuit, and an NMOS region 6N for the input circuit (hereinafter referred to as "input NMOS region"). The second cell forming region 3b comprises an NMOS region 7 for the output circuit (hereinafter referred to as "output NMOS region") formed near the first cell forming region 3a, and a protective resistance 9 formed near the bonding pad 4, and a PMOS region 8 for the output circuit (hereinafter referred to as "output PMOS region") formed between the output NMOS region 7 and the protective resistance 9.

The circuit elements thus formed in the I/O cell forming regions 3 are connected properly by conductors to construct various functional circuits, such as an input buffer circuit, an output buffer circuit or a bilateral buffer circuit.

PMOSs and NMOSs for the prebuffer circuit are connected only when the I/O cell is used as an output buffer to phase an internal signal for applying the internal signal to an external circuit.

Referring again to Fig. 2, gate electrodes 5a, 5b, 6a and 6b respectively forming the input PMOSs, the input NMOSs, the PMOSs for the prebuffer circuit, and the NMOSs for the prebuffer circuit within the first cell forming region 3a are extended in the direction of arrangement of the bonding pads 4. Gate electrodes 7a and 7b respectively forming the output NMOSs and the output PMOSs are extended across the direction of arrangement of the bonding pads 4

within the second cell forming range 3b. Forming the electrodes for the input MOSs and the MOSs for the prebuffer circuit so as to extend in the direction of arrangement of the bonding pads 4, namely, in a direction substantially perpendicular to a straight line connecting the internal circuit to the bonding pad 4, enables a signal line for transmitting a signal provided by the internal circuit directly to the output buffer circuit or the bonding pad 4 to be extended over the first cell forming region 3a without requiring any additional space in the first cell forming region 3a. If the gate electrodes for the input MOSs and the MOSs for the prebuffer circuit are extended in the same direction as the signal line, a the first cell forming region 3a must be provided with an additional space for the signal line, and the signal line cannot be formed over the MOSs. Accordingly, the first cell forming region 3a must be enlarged.

A space 10 (Fig. 2) forms because the space available for forming the first cell forming region 3a in correspondence with the second cell forming region 3b in which the output MOSs are formed varies with the position of the first cell forming region 3a with respect to the lengthwise direction of the corresponding side of the pellet. The width of the space 10 corresponding to the first cell forming region 3a formed at a position corresponding to the central portion of the corresponding side of the pellet is the largest and that of the space 10 corresponding to the first cell forming region 3a formed at a position corresponding to the extremity of the corresponding side of the pellet is the smallest. In some cases, any space 10 is not formed at positions corresponding to the extremities of the corresponding side of the pellet. A diffused layer and an aluminium pattern is formed in the space 10, which are used as a guarding for a well potential fixing input circuit including the input MOSs.

Similarly to the basic cells 2, the circuit elements, namely, the MOSFETs, resistances and polysilicon gate electrodes, are formed in accordance with the basic design (master design). Then, after coating the entire surface of the pellet with a layer insulating film, such as a phosphorous silicate glass film (PSG film), contact holes are formed in the layer insulating film. The contact hole forming process and the following processes are modified in accordance with the desired logical functions of the semiconductor integrated circuit device. Then, a first aluminum wiring pattern (hereinafter referred to as "Al-I") is formed on the upper surface. The Al-I includes lines for constructing logic circuits in the basic cells 2, lines for constructing the input and output circuits in the I/O cells 3, and underlayers for the bonding pads 4. Then, a second layer insulating film is formed, through holes are formed in the second layer insulating film, and then a second aluminum wiring pattern (hereinafter referred to as "Al-II") is formed. The Al-II includes power lines for the I/O cells 3, and pads

formed on the $Al-I$ in the same pattern to form the upper layers of the bonding pads 4.

Fig. 3A shows an output buffer circuit formed by connecting the I/O cells 3 of Fig. 2 by the $Al-I$ and the $Al-II$, and Fig. 3B shows an equivalent circuit of the output buffer circuit of Fig. 3A. In Fig. 3A, hatched portions are aluminum conductors 11 and 12 including the $Al-I$ and $Al-II$, and the power lines.

Referring to Fig. 3A, A signal generated in the internal cell array region A is transmitted through the line 11 and the prebuffer circuit formed in the first cell forming region 3a to the second cell forming region 3b. An inverter circuit of a CMOS construction is formed in the second cell forming region 3b by connecting the gate electrodes 7a in the output NMOS region 7 and the gate electrodes 8a in the output PMOS region 8 by the line 11, and connecting the diffused layer 7n in the output NMOS region 7 and the diffused layer 8p in the output PMOS region 8 by the line 12 for transmitting the signal to the bonding pad 4. The bonding pad 4 is connected by a bonding wire to a lead terminal provided on a package, not shown, containing the semiconductor pellet 1, and the lead terminal is connected to a predetermined wiring formed, for example, on a printed wiring board provided outside the package.

Similarly, Fig. 4A shows an input buffer circuit formed by connecting the circuit elements of the I/O cells 3 of Fig. 2 by the $Al-I$ and $Al-II$, and Fig. 4B shows an equivalent circuit of the input buffer circuit of Fig. 4A. As shown in Fig. 4B, the input buffer circuit comprises an input protection circuit consisting of protective resistance 9 and diodes formed in the second cell forming region 3b, and a two-stage CMOS inverter formed in the first cell forming region 3a. A signal applied to the bonding pad 4 is transmitted through an aluminum conductor 13 to the second cell forming region 3b, through the protective resistance 9 and an aluminum conductor 14 to the two-stage CMOS inverter circuit in the first cell forming region 3a, and further to the internal cell array A through an aluminum conductor 15. Power line V_{cc} and grounding lines GND shown in Figs. 3A and 4A are included in the second aluminum wiring pattern $Al-II$, and other conductors and regions are included in the first aluminum wiring pattern $Al-I$. A diffused layer, not shown, is formed in the region 9 under the $Al-I$.

Since each I/O cell region 3 is divided into the first cell forming region 3a and a second cell forming region 3b, the circuit elements for the input circuit are formed in the first cell forming region 3a, and the circuit elements, which are larger than those of the input circuit, for the output circuit are formed in the second cell forming region 3b as shown in Figs. 1 to 4B, the width of the first cell forming region 3a on the side of the internal cell array region A is not restricted by the bonding pad 4. Consequently, the first cell forming region 3a can be formed in a small area, and hence

the number of the first cell forming regions 3a which can be arranged around the external wiring region C is increased accordingly. The incremental second cell forming regions 3b corresponding to the incremental first cell forming regions 3a are formed in the corners of the semiconductor pellet 1. The lower limit of the width of the second cell forming regions 3b is restricted by the bonding pads 4 and hence the width of the second cell forming regions cannot be diminished below a value limited by the bonding pads 4. However, since the periphery of the wiring region D is greater than that of the external wiring region C, the second cell forming regions 3b as many as the first cell forming regions 3a can be arranged properly on the semiconductor pellet 1.

Thus, the semiconductor integrated circuit device in the first embodiment has the following advantages.

(1) The CMOS gate array in accordance with the present invention is provided with the I/O cell forming regions 3 and the bonding pads 4 disposed in the corners of the semiconductor pellet 1, in which no I/O cell forming region is disposed in the conventional gate array. Accordingly, the CMOS gate array of the present invention can be provided with more I/O cell forming regions 3 and more bonding pads 4 than those of the conventional gate array using a semiconductor pellet of the same size.

(2) Accordingly, the CMOS gate array in the first embodiment of the present invention can be provided with more I/O cell forming regions 3 to increase the gates, hence the pins, so that the CMOS gate array can be incorporated into a complex system.

(3) Since the first cell forming regions 3a and the second cell forming regions are separated by the wiring region D, namely, the input PMOS region 5 and the input NMOS region 6 in the first cell forming region 3a are separated from the output NMOS region 7 and the output PMOS region 9 in the second cell forming region 3b, the CMOS gate array is resistant to latch-up and noise.

(4) Accordingly, the input PMOS region 5 and the input NMOS region 6 in the first cell forming region 3a can be further miniaturized, which further increases the density of the circuit elements.

(5) When the number of the I/O cell forming regions 3 arranged on the semiconductor pellet is the same as that of the conventional gate array, the semiconductor pellet of the CMOS gate array of the present invention is smaller than that of the conventional gate array, so that the CMOS gate array of the present invention reduces the manufacturing cost.

Second Embodiment (Figs. 5, 6)

Referring to Fig. 5, a plurality of I/O cell forming

regions 13 are formed contiguously and radially around an external wiring region C formed around an internal cell array region A on a semiconductor pellet 1a. The width of each I/O cell forming region 13 decreases from the outer end toward the inner end thereof. That is, the width of one end of the I/O cell forming region 13 near a corresponding bonding pad 4 is restricted by the bonding pad 4 and hence the width of this end cannot be changed. However, since the width of the other end of the I/O cell forming region 13 near the internal cell array region A is not restricted by the bonding pad 4, the width of the other end of the I/O cell forming region 13 is smaller than that of the end near the bonding pad 4.

As shown in Fig. 6, an input PMOS region 5 and an input NMOS region 6 are formed in the I/O cell forming region 13 in conformity with the shape of the I/O cell forming region 13 near the internal cell array region A, and protective resistance 8, an output NMOS region 7 and an output PMOS region 9 are formed in the I/O cell forming region 13 near the bonding pad 4.

The output NMOS region 7 and the output PMOS region 9 are formed in conformity with the shape of the I/O cell forming region 13, while the gate electrodes 7_a and 7_{a1} of the output NMOS region 7, the gate electrodes 9_a and 9_{a1} of the PMOS region 9, the n+ diffused layers 7_n , 7_{n1} and 7_{n2} of the output NMOS region 7, and the p+ diffused layers 9_p , 9_{p1} and 9_{p2} of the output PMOS region 9 are formed in conformity with the shape of the I/O cell forming region 13.

The circuit elements thus formed in the I/O cell forming region 13 are connected by conductors to form, for example, an input buffer circuit, an output buffer circuit or a bilateral buffer circuit. Fig. 6 shows an output buffer circuit 10a, in which the gate electrode 7_a of the output NMOS region 7 and the gate electrode 9_a of the output PMOS region 9 are connected by a signal line 11 for transmitting signals generated in the internal cell array region A, and the n+ diffused layer 7_n of the output NMOS region 7 and the p+ diffused layer 9_p of the output PMOS region 9 are connected by a signal line 12 for transmitting signals to the bonding pad 4. A line 12a is extended obliquely along the boundary of the I/O forming region 13.

In the second embodiment, the I/O cell forming regions 13 are tapered from the periphery of the semiconductor pellet 1 toward the center of the internal cell array region A. Therefore, the corner portions of the semiconductor pellet 1, in which no I/O cell forming region is formed in the conventional semiconductor integrated circuit device, is used effectively, so that the semiconductor pellet 1 can be provided with more I/O cell forming regions 13 and more bonding pads 4 than the semiconductor pellet of the same size of the conventional semiconductor integrated circuit device. The semiconductor integrated circuit device in the second embodiment has the same advantages as

that in the first embodiment excluding the advantages (3) and (4) of the latter.

The representative embodiments of the present invention disclosed herein have the following advantages.

The semiconductor device of a master slice system has an internal cell array region formed in a portion of a semiconductor pellet, and a plurality of I/O cell forming regions formed in a radial layout around the internal cell array region, in which each I/O cell forming region is divided into a plurality of cell forming regions radially arranged in order of size from the outer end toward the inner end of the semiconductor pellet. Accordingly, the I/O cell forming regions and the bonding pads can be formed in the corner portions of the semiconductor pellet and hence the semiconductor pellet is provided with more I/O cell forming regions than the semiconductor pellet of the same size of the conventional semiconductor device.

The semiconductor device of a master slice system has an internal cell array region formed in a portion of a semiconductor pellet, and a plurality of I/O cell forming regions formed in a radial layout around the internal cell array region, in which each I/O cell forming region is tapered from the outer end toward the inner end thereof. Accordingly, the I/O cell forming regions and the bonding pads can be formed in the corner portions of the semiconductor pellet and hence the semiconductor pellet is provided with more I/O cell forming regions than the semiconductor pellet of the same size of the conventional semiconductor device.

The disposition of the circuit elements for an input circuit on the side of the internal cell array region and the disposition of circuit elements for an output circuit on the side of the periphery of the semiconductor pellet enables the circuit elements to be formed in an I/O cell forming region having a comparatively small area, so that the semiconductor pellet can be provided with more I/O cell forming regions than the semiconductor pellet of the conventional semiconductor device.

Although the I/O cell forming region of the semiconductor integrated circuit device in the first embodiment consists of the two cell forming regions, namely, the first cell forming region and the second cell forming region, the I/O cell forming region may have additional cell forming regions, for example, a third cell forming region and a fourth cell forming region.

Although the present invention has been described mainly as applied to a gate array, which is the principal purpose of application of the present invention, the present invention is applicable also to other semiconductor integrated circuit devices, such as those having standard cells, a composite gate array or a bi-CMOS circuit having an input circuit cell forming region provided with both bipolar transistors and

MOS transistors.

Claims

1. A semiconductor integrated circuit device comprising:
 - a semiconductor substrate (1a, 1b);
 - an internal cell array (A) comprising a plurality of basic cell rows (2) each having a sequential arrangement of a plurality of basic cells (2a);
 - a plurality of input/output cells (3) formed in one or more radial layouts around the internal cell array, each of said input/output cells (3) being provided with a plurality of circuit elements to be interconnected to provide at least one of an input circuit, an output circuit and an input-output circuit; and
 - external terminals (4) respectively corresponding to the input/output cells (3) and formed around a region in which the input/output cells (3) are formed;
 - characterised in that the width in a direction perpendicular to the radial direction of the layout of the basic cells of each of said input/output cells (3a) adjacent to the internal cell array (A) is less than the width in a direction perpendicular to the radial direction of the layout of the basic cells of said input/output cells (3b) adjacent to the external terminals (4).
2. A semiconductor integrated circuit device according to claim 1, wherein each input/output cell (3) comprises a first cell forming region (3a) and a second cell forming region (3b) which are different in area.
3. A semiconductor integrated circuit device according to claim 2, wherein the area of said first cell forming regions (3a) is smaller than that of said second cell forming regions (3b).
4. A semiconductor integrated circuit device according to claim 1, wherein each input/output cell (3) tapers in width.
5. A semiconductor integrated circuit device according to any one of the preceding claims, wherein said circuit elements include MISFETs for an input circuit, and MISFETs for an output circuit.
6. A semiconductor integrated circuit device according to claim 5 as dependent from claim 2 or claim 3, wherein said MISFETs for an input circuit are formed in said first cell forming regions (3a) and said MISFETs for an output circuit are formed in said second cell forming regions (3b).

7. A semiconductor integrated circuit device according to any one of the preceding claims, further comprising:

a wiring pattern for interconnecting the input/output cells to provide at least one of an input circuit, an output circuit and an input-output circuit, said wiring pattern interconnects also the input/output cells and the corresponding external terminals, respectively.

Patentansprüche

1. IC-Halbleiterbauelement mit:
 - einem Halbleitersubstrat (1a, 1b);
 - einem inneren Zellenarray (A) mit mehreren Grundzellen, von denen jede eine aufeinanderfolgende Anordnung mehrerer Grundzellen (2a) aufweist;
 - mehreren Eingangs/Ausgangs-Zellen (3), die in einem oder mehreren radialen Layouts um das innere Zellenarray herum angeordnet sind, wobei jede Eingangs/Ausgangszelle (3) mit mehreren miteinander zu verbindenden Schaltungselementen versehen ist, um mindestens eine Eingangsstufe, eine Ausgangsstufe und/oder eine Eingangs/Ausgangs-Stufe zu bilden; und
 - äußeren Anschlüssen (4), die jeweils den Eingangs/Ausgangs-Zellen (3) entsprechen und um einen Bereich herum ausgebildet sind, in dem die Eingangs/Ausgangs-Zellen (3) ausgebildet sind;

dadurch gekennzeichnet, daß die Breite in einer Richtung rechtwinklig zur radialen Richtung des Layouts der Grundzellen jeder der Eingangs/Ausgangs-Zellen (3a) neben dem inneren Zellenarray (A) kleiner ist als die Breite in einer Richtung rechtwinklig zur radialen Richtung des Layouts der Grundzellen der Eingangs/Ausgangs-Zellen (3b) neben den äußeren Anschlüssen (4).
2. IC-Halbleiterbauelement nach Anspruch 1, bei dem jede Eingangs/Ausgangs-Zelle (3) einen ersten Zellenausbildungsbereich (3a) und einen zweiten Zellenausbildungsbereich (3b) aufweist, die verschiedene Flächen aufweisen.
3. IC-Halbleiterbauelement nach Anspruch 2, bei dem die Fläche der ersten Zellenausbildungsbereiche (3a) kleiner ist als diejenige der zweiten Zellenausbildungsbereiche (3b).
4. IC-Halbleiterbauelement nach Anspruch 1, bei dem jede Eingangs/Ausgangs-Zelle (3) sich verjüngende Breite aufweist.

MOS transistors.

Claims

1. A semiconductor integrated circuit device comprising:
 - a semiconductor substrate (1a, 1b);
 - an internal cell array (A) comprising a plurality of basic cell rows (2) each having a sequential arrangement of a plurality of basic cells (2a);
 - a plurality of input/output cells (3) formed in one or more radial layouts around the internal cell array, each of said input/output cells (3) being provided with a plurality of circuit elements to be interconnected to provide at least one of an input circuit, an output circuit and an input-output circuit; and
 - external terminals (4) respectively corresponding to the input/output cells (3) and formed around a region in which the input/output cells (3) are formed;
 - characterised in that the width in a direction perpendicular to the radial direction of the layout of the basic cells of each of said input/output cells (3a) adjacent to the internal cell array (A) is less than the width in a direction perpendicular to the radial direction of the layout of the basic cells of said input/output cells (3b) adjacent to the external terminals (4).
2. A semiconductor integrated circuit device according to claim 1, wherein each input/output cell (3) comprises a first cell forming region (3a) and a second cell forming region (3b) which are different in area.
3. A semiconductor integrated circuit device according to claim 2, wherein the area of said first cell forming regions (3a) is smaller than that of said second cell forming regions (3b).
4. A semiconductor integrated circuit device according to claim 1, wherein each input/output cell (3) tapers in width.
5. A semiconductor integrated circuit device according to any one of the preceding claims, wherein said circuit elements include MISFETs for an input circuit, and MISFETs for an output circuit.
6. A semiconductor integrated circuit device according to claim 5 as dependent from claim 2 or claim 3, wherein said MISFETs for an input circuit are formed in said first cell forming regions (3a) and said MISFETs for an output circuit are formed in said second cell forming regions (3b).

7. A semiconductor integrated circuit device according to any one of the preceding claims, further comprising:

a wiring pattern for interconnecting the input/output cells to provide at least one of an input circuit, an output circuit and an input-output circuit, said wiring pattern interconnects also the input/output cells and the corresponding external terminals, respectively.

Patentansprüche

1. IC-Halbleiterbauelement mit:
 - einem Halbleitersubstrat (1a, 1b);
 - einem inneren Zellenarray (A) mit mehreren Grundzellenzellen, von denen jede eine aufeinanderfolgende Anordnung mehrerer Grundzellen (2a) aufweist;
 - mehreren Eingangs/Ausgangs-Zellen (3), die in einem oder mehreren radialen Layouts um das innere Zellenarray herum angeordnet sind, wobei jede Eingangs/Ausgangszelle (3) mit mehreren miteinander zu verbindenden Schaltungselementen versehen ist, um mindestens eine Eingangsstufe, eine Ausgangsstufe und/oder eine Eingangs/Ausgangs-Stufe zu bilden; und
 - äußeren Anschlüssen (4), die jeweils den Eingangs/Ausgangs-Zellen (3) entsprechen und um einen Bereich herum ausgebildet sind, in dem die Eingangs/Ausgangs-Zellen (3) ausgebildet sind;

dadurch gekennzeichnet, daß die Breite in einer Richtung rechtwinklig zur radialen Richtung des Layouts der Grundzellen jeder der Eingangs/Ausgangs-Zellen (3a) neben dem inneren Zellenarray (A) kleiner ist als die Breite in einer Richtung rechtwinklig zur radialen Richtung des Layouts der Grundzellen der Eingangs/Ausgangs-Zellen (3b) neben den äußeren Anschlüssen (4).
2. IC-Halbleiterbauelement nach Anspruch 1, bei dem jede Eingangs/Ausgangs-Zelle (3) einen ersten Zellenausbildungsbereich (3a) und einen zweiten Zellenausbildungsbereich (3b) aufweist, die verschiedene Flächen aufweisen.
3. IC-Halbleiterbauelement nach Anspruch 2, bei dem die Fläche der ersten Zellenausbildungsbereiche (3a) kleiner ist als diejenige der zweiten Zellenausbildungsbereiche (3b).
4. IC-Halbleiterbauelement nach Anspruch 1, bei dem jede Eingangs/Ausgangs-Zelle (3) sich verjüngende Breite aufweist.



5. IC-Halbleiterbauelement nach einem der vorstehenden Ansprüche, bei dem die Schaltungselemente MISFETs für eine Eingangsstufe und MISFETs für eine Ausgangsstufe beinhalten. 5
6. IC-Halbleiterbauelement nach Anspruch 5 in Abhängigkeit von Anspruch 2 oder Anspruch 3, bei dem die MISFETs für eine Eingangsstufe in den ersten Zellenausbildungsbereichen (3a) und die MISFETs für eine Ausgangsstufe in den zweiten Zellenausbildungsbereichen (3b) ausgebildet sind. 10
7. IC-Halbleiterbauelement nach einem der vorstehenden Ansprüche, das ferner folgendes aufweist: 15
- ein Verdrahtungsmuster zum Verbinden der Eingangs/Ausgangs-Zellen untereinander, um mindestens eine Eingangsstufe, eine Ausgangsstufe und/oder eine Eingangs/Ausgangs-Stufe zu bilden, welches Verdrahtungsmuster auch die Eingangs/Ausgangs-Zellen und die entsprechenden äußeren Anschlüsse jeweils miteinander verbindet. 20

Revendications

1. Dispositif à circuits intégrés à semiconducteurs comprenant : 30
- un substrat semiconducteur (1a,1b);
 - un réseau de cellules internes (A) comprenant une pluralité de rangées de cellules de base (2), dont chacune comprend un agencement séquentiel d'une pluralité de cellules de base (2a);
 - une pluralité de cellules d'entrée/sortie (3) disposées suivant un ou plusieurs ensembles radiaux autour du réseau interne de cellules, chacune desdites cellules d'entrée/sortie (3) étant équipée d'une pluralité d'éléments de circuits devant être interconnectés pour former au moins un circuit d'entrée, un circuit de sortie et un circuit d'entrée-sortie; et 40
 - des bornes extérieures (4) correspondant respectivement aux cellules d'entrée/sortie (3) et formées autour d'une région dans laquelle les cellules d'entrée/sortie (3) sont formées;
 - caractérisé en ce que la largeur dans une direction perpendiculaire à la direction radiale de l'ensemble des cellules de base de chacune desdites cellules d'entrée/sortie (3a) adjacentes au réseau interne de cellules (A), est inférieure à la largeur dans une direction perpendiculaire à la direction radiale de l'ensemble des cellules de base desdites cellules d'entrée/sortie (3b), adjacentes aux bornes extérieures (4). 50

2. Dispositif à circuits intégrés à semiconducteurs selon la revendication 1, dans lequel chaque cellule d'entrée/sortie (3) comprend une région (3a) de formation d'une première cellule et une région (3b) de formation d'une seconde cellule, ces régions ayant des aires différentes.
3. Dispositif à circuits intégrés à semiconducteurs selon la revendication 2, dans lequel l'aire desdites régions (3a) constituant les premières cellules est inférieure à celle desdites régions (3b) constituant des secondes cellules. 10
4. Dispositif à circuits intégrés à semiconducteurs selon la revendication 1, dans lequel la largeur de chaque cellule d'entrée/sortie (3) se rétrécit. 15
5. Dispositif à circuits intégrés à semiconducteurs selon l'une quelconque des revendications précédentes, dans lequel lesdits éléments de circuit contiennent des transistors MISFET pour un circuit d'entrée et des transistors MISFET pour un circuit de sortie. 20
6. Dispositif à circuits intégrés à semiconducteurs selon la revendication 5 considérée comme dépendante de la revendication 2 ou 3, dans lequel lesdits transistors MISFET pour un circuit d'entrée sont formés dans lesdites régions (3a) constituant des premières cellules et lesdits transistors MISFET pour un circuit de sortie sont formés dans lesdites régions (3b) constituant des secondes cellules. 25
7. Dispositif à circuits intégrés à semiconducteurs selon l'une quelconque des revendications précédentes, comportant en outre : 30
- une structure de câblage pour l'interconnexion des cellules d'entrée/sortie de manière à réaliser au moins un circuit d'entrée, un circuit de sortie ou un circuit d'entrée-sortie, ladite structure de câblage interconnectant également respectivement les cellules d'entrée/sortie et les bornes extérieures correspondantes. 40

