

9702547-2
IPDS copy




PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: H04L 25/06		A1	(11) International Publication Number: WO 97/16908
			(43) International Publication Date: 9 May 1997 (09.05.97)
(21) International Application Number: PCT/JP96/03160 (22) International Filing Date: 29 October 1996 (29.10.96) (30) Priority Data: 7/304992 30 October 1995 (30.10.95) JP (71) Applicant: CASIO COMPUTER CO., LTD. [JP/JP]; 6-1, Nishi-Shinjuku 2-chome, Shinjuku-ku, Tokyo 160 (JP). (72) Inventors: SATO, Satoshi; 24-12, Nakamuraminami 2-chome, Nerima-ku, Tokyo 176 (JP). IMAMURA, Takeshi; 38-4, Koenjikota 3-chome, Suginami-ku, Tokyo 166 (JP). (74) Agents: SUZUYE, Takehiko et al.; Suzuye & Suzuye, 7-2, Kasumigaseki 3-chome, Chiyoda-ku, Tokyo 100 (JP).			(81) Designated States: AU, CA, CN, KR, MX, NO, PL, SG, Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (CH, DE, ES, FI, FR, GB, IT, NL, SE). Published <i>With international search report.</i>

(54) Title: APPARATUS AND METHOD FOR DEMODULATING MULTI-LEVEL SIGNAL



(57) Abstract

A multi-level signal demodulation apparatus comprises an A/D converter for converting an input analog signal of which amplitude is modulated by a multi-level to a digital signal, a memory for storing the digital signal, a threshold generator for calculating plural threshold levels in accordance with the digital signal which is stored in the memory, and a demodulator for demodulating the digital signal which is obtained by the A/D converter in accordance with the plural threshold levels to a signal according to a level of the digital signal.