

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
27 June 2002 (27.06.2002)

PCT

(10) International Publication Number
WO 02/050852 A3

(51) International Patent Classification⁷: **H01G 1/035**,
H01L 23/52

(21) International Application Number: PCT/US01/44822

(22) International Filing Date:
27 November 2001 (27.11.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/741,302 19 December 2000 (19.12.2000) US

(71) Applicant (for all designated States except US): **INTEL CORPORATION** [US/US]; (a Delaware Corporation),
2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **FIGUEROA, David**
[US/US]; 5025 East Hilton Avenue, Mesa, AZ 85206

(US). **WALK, Michael, J.** [US/US]; 1402 South Almar,
Mesa, AZ 85204 (US). **RODRIGUEZ, Jorge, P.** [US/US];
6103 West Kent Drive, Chandler, AZ 85226 (US). **DO, Huong** [US/US]; 7007 East Belleview Street, Scottsdale, AZ 85257 (US).


(74) Agents: **VIKSINIS, Ann, S.** et al.; Schwegman, Lundberg, Woessner & Kluth, P.A., P.O. Box 2938, Minneapolis, MN 55402 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,

[Continued on next page]

(54) Title: CAPACITOR WITH EXTENDED SURFACE LANDS AND METHOD OF FABRICATION THEREFOR



(57) Abstract: A capacitor (Figures 6-9) includes one or more extended surface lands (604, 704, 804, 904, Figures 6-9). In one embodiment, each extended surface land is a land on a top or bottom surface of the capacitor, having a land length that is equal to at least 30% of the width (614, Figure 6) of the capacitor or 20% of the length (914, figure 9) of the capacitor. When embedded within an integrated circuit package (1102, Figure 11), two or more vias (1112) can be electrically connected to the extended surface lands (1108).



WO 02/050852 A3



GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,
NE, SN, TD, TG).

(88) Date of publication of the international search report:
3 April 2003

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.