




PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁷ : G11B 20/10, 20/18, 20/22, 20/24	A1	(11) International Publication Number: WO 00/30102 (43) International Publication Date: 25 May 2000 (25.05.00)
(21) International Application Number: PCT/EP99/08626 (22) International Filing Date: 8 November 1999 (08.11.99) (30) Priority Data: 98402802.7 12 November 1998 (12.11.98) EP 99200165.1 19 January 1999 (19.01.99) EP (71) Applicant: KONINKLIJKE PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). (72) Inventors: VOORMAN, Johannes, O.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). BERGMANS, Johannes, W., M.; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). (74) Agent: VAN DER KRUK, Willem, L.; Internationaal Oc- trooibureau B.V., Prof. Holstlaan 6, NL-5656 AA Eind- hoven (NL).		(81) Designated States: CN, HU, JP, SG, European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>

(54) Title: ARRANGEMENT FOR READING INFORMATION FROM A RECORD CARRIER**(57) Abstract**

An arrangement is disclosed for reading information from a record carrier, such as in a HDD. The arrangement comprises a read head (R_{mr1}), an amplifier (74) for amplifying the signal read by the read head, an equalizer (76) for equalizing the signal read by the read head, and a bit detector (80) for detecting bits in the signal read by the read head. In accordance with the invention, the arrangement further comprises a DC correction unit (78) for subtracting a correction value from an input signal in response to an error signal so as to obtain a DC corrected output signal. The bit detector (80) is adapted to detect a sequence of bits based in the DC corrected output signal. Further, an error signal generating unit (82, 83, 85) is present for generating the error signal in response to the DC corrected output signal and the sequence of bits.