

WHAT IS CLAIMED IS:

1. A method of preparing a multilayer structure, the method comprising:

depositing a handle dielectric layer comprising a reflowable insulating layer on a front surface of a single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate comprises two major, generally parallel surfaces, one of which is the front surface of the single crystal semiconductor handle substrate and the other of which is a back surface of the single crystal semiconductor handle substrate, a circumferential edge joining the front surface and the back surface of the single crystal semiconductor handle substrate, a central plane between the front surface and the back surface of the single crystal semiconductor handle substrate, and a bulk region between the front and back surfaces of the single crystal semiconductor handle substrate, wherein the reflowable insulating layer is capable of flowing at a temperature of less than about 1000°C;

curing the reflowable insulating layer; and

bonding a donor dielectric layer on a front surface of a single crystal semiconductor donor substrate to the handle dielectric layer comprising the reflowable insulating layer to thereby form a bonded structure, wherein the single crystal semiconductor donor substrate comprises two major, generally parallel surfaces, one of which is the front surface of the semiconductor donor substrate and the other of which is a back surface of the semiconductor donor substrate, a circumferential edge joining the front and back surfaces of the semiconductor donor substrate, a central plane between the front and back surfaces of the semiconductor donor substrate, and a bulk region between the front and back surfaces of the semiconductor donor substrate, and further wherein the single crystal semiconductor donor substrate comprises a cleave plane.

2. The method of claim 1 wherein the single crystal semiconductor handle substrate comprises single crystal silicon.

3. The method of claim 1 wherein the single crystal semiconductor handle substrate comprises a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the Czochralski method or the float zone method.

4. The method of claim 1 wherein the single crystal semiconductor donor substrate comprises single crystal silicon.
5. The method of claim 1 wherein the single crystal semiconductor donor substrate comprises a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the Czochralski method or the float zone method.
6. The method of any of claims 1 through 5 wherein the handle dielectric layer comprises a doped oxide.
7. The method of any of claims 1 through 5 wherein the handle dielectric layer comprises a silicate glass selected from the group consisting of phosphosilicate glass, borosilicate glass, borophosphosilicate glass, and any combination thereof.
8. The method of any of claims 1 through 5 wherein the reflowable insulating layer has a thickness between about 500 nanometers and about 1 micrometer.
9. The method of any of claims 1 through 5 wherein the reflowable insulating layer has a thickness between about 100 nanometers and about 1 micrometer.
10. The method of any of claims 1 through 5 wherein the reflowable insulating layer is cured by contacting the reflowable insulating layer with ozone.
11. The method of any of claims 1 through 5 wherein the reflowable insulating layer is cured by irradiating the reflowable insulating layer with ultraviolet light.
12. The method of any of claims 1 through 5 wherein the reflowable insulating layer is cured by annealing the single crystal semiconductor handle substrate having the handle dielectric layer comprising the reflowable insulating layer on the front surface thereof.
13. The method of any of claims 1 through 5 wherein the cured reflowable insulating layer has a maximum surface roughness of less than about 2 angstroms, as measured by the root mean square method over a surface area of at least about 2 micrometers by about 2 micrometers.

14. The method of any of claims 1 through 13 wherein the donor dielectric layer comprises a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon nitride, hafnium oxide, titanium oxide, zirconium oxide, lanthanum oxide, barium oxide, and any combination thereof.

15. The method of any of claims 1 through 13 wherein the donor dielectric layer comprises a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon nitride, and any combination thereof.

16. The method of any of claims 1 through 13 wherein the donor dielectric layer comprises a multilayer, each insulating layer within the multilayer comprising a material selected from the group consisting of silicon dioxide, silicon oxynitride, and silicon nitride.

17. The method of any of claims 1 through 13 wherein the donor dielectric layer comprises an insulating layer having a thickness of at least about 10 nanometer thick, such as between about 10 nanometers and about 10,000 nanometers, between about 10 nanometers and about 5,000 nanometers, between 50 nanometers and about 400 nanometers, or between about 100 nanometers and about 400 nanometers, such as about 50 nanometers, 100 nanometers, or 200 nanometers.

18. The method of any of claims 1 through 17 further comprising depositing a second insulating layer on the cured reflowable insulating layer.

19. The method of claim 18 wherein the second insulating layer comprises a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon nitride, and a combination thereof.

20. The method of any of claims 1 through 19 further comprising annealing the bonded structure at a temperature and for a duration sufficient to strengthen the bond between the donor dielectric layer of the single crystal semiconductor donor substrate and the handle dielectric layer comprising the reflowable insulating layer on the front surface of the single crystal semiconductor handle substrate.

21. The method of claim 20 wherein annealing occurs at a temperature between about 300°C and about 700°C, such as from about 400°C to about 600°C, such as between about 400°C and about 450°C, or even between about 450°C and about 600°C, or between about 350°C and about 450°C.

22. The method of claim 20 or claim 21 wherein annealing occurs at a pressure between about 0.5 MPa and about 200 MPa, Such as between about 0.5 MPa and about 100 MPa, such as between about 0.5 MPa and about 50 MPa, or between about 0.5 MPa and about 10 MPa, or between about 0.5 MPa and about 5MPa.

23. The method of claim 20 further comprising mechanically cleaving the bonded structure at the cleave plane of the single crystal semiconductor donor substrate to thereby prepare a cleaved structure comprising the single crystal semiconductor handle substrate, the handle dielectric layer comprising the reflowable insulating layer, the donor dielectric layer, and a single crystal semiconductor device layer.

24. A method of preparing a multilayer structure, the method comprising:

depositing a handle dielectric layer comprising a flowable insulating layer on a front surface of a single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate comprises two major, generally parallel surfaces, one of which is the front surface of the single crystal semiconductor handle substrate and the other of which is a back surface of the single crystal semiconductor handle substrate, a circumferential edge joining the front surface and the back surface of the single crystal semiconductor handle substrate, a central plane between the front surface and the back surface of the single crystal semiconductor handle substrate, and a bulk region between the front and back surfaces of the single crystal semiconductor handle substrate; and

bonding a donor dielectric layer on a front surface of a single crystal semiconductor donor substrate to the handle dielectric layer comprising the flowable insulating layer to thereby form a bonded structure, wherein the single crystal semiconductor donor substrate comprises two major, generally parallel surfaces, one of which is the front surface of the semiconductor donor substrate and the other of which is a back surface of the semiconductor donor substrate, a circumferential edge joining the

front and back surfaces of the semiconductor donor substrate, a central plane between the front and back surfaces of the semiconductor donor substrate, and a bulk region between the front and back surfaces of the semiconductor donor substrate, and further wherein the single crystal semiconductor donor substrate comprises a cleave plane.

25. The method of claim 24 wherein the single crystal semiconductor handle substrate comprises single crystal silicon.

26. The method of claim 24 wherein the single crystal semiconductor handle substrate comprises a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the Czochralski method or the float zone method.

27. The method of claim 24 wherein the single crystal semiconductor donor substrate comprises single crystal silicon.

28. The method of claim 24 wherein the single crystal semiconductor donor substrate comprises a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the Czochralski method or the float zone method.

29. The method of any of claims 24 through 28 wherein the handle dielectric layer comprises a flowable oxide.

30. The method of any of claims 24 through 28 wherein the handle dielectric layer comprises a flowable silazane.

31. The method of any of claims 24 through 28 wherein handle dielectric layer comprises a flowable silsesquioxane.

32. The method of any of claims 24 through 28 wherein the flowable insulating layer is deposited by contacting the front surface of the single crystal semiconductor handle substrate with a solution comprising oxide precursor and/or non-oxide precursor.

33. The method of any of claims 24 through 28 wherein the flowable insulating layer has a thickness between about 500 nanometers and about 1 micrometer.

34. The method of any of claims 24 through 28 wherein the flowable insulating layer has a thickness between about 100 nanometers and about 1 micrometer.

35. The method of any of claims 24 through 34 wherein the donor dielectric layer comprises a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon nitride, hafnium oxide, titanium oxide, zirconium oxide, lanthanum oxide, barium oxide, and any combination thereof.

36. The method of any of claims 24 through 34 wherein the donor dielectric layer comprises a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon nitride, and any combination thereof.

37. The method of any of claims 24 through 34 wherein the donor dielectric layer comprises a multilayer, each insulating layer within the multilayer comprising a material selected from the group consisting of silicon dioxide, silicon oxynitride, and silicon nitride.

38. The method of any of claims 24 through 34 wherein the donor dielectric layer comprises an insulating layer having a thickness of at least about 10 nanometer thick, such as between about 10 nanometers and about 10,000 nanometers, between about 10 nanometers and about 5,000 nanometers, between 50 nanometers and about 400 nanometers, or between about 100 nanometers and about 400 nanometers, such as about 50 nanometers, 100 nanometers, or 200 nanometers.

39. The method of any of claims 24 through 38 further comprising depositing a second insulating layer on the flowable insulating layer.

40. The method of claim 39 wherein the second insulating layer comprises a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon nitride, and a combination thereof.

41. The method of any of claims 24 through 40 further comprising annealing the bonded structure at a temperature and for a duration sufficient to strengthen the bond between the donor dielectric layer of the single crystal semiconductor donor substrate

and the handle dielectric layer comprising the flowable insulating layer on the front surface of the single crystal semiconductor handle substrate.

42. The method of claim 41 wherein annealing occurs at a temperature between about 300°C and about 700°C, such as from about 400°C to about 600°C, such as between about 400°C and about 450°C, or even between about 450°C and about 600°C, or between about 350°C and about 450°C.

43. The method of claim 41 or claim 42 wherein annealing occurs at a pressure between about 0.5 MPa and about 200 MPa, Such as between about 0.5 MPa and about 100 MPa, such as between about 0.5 MPa and about 50 MPa, or between about 0.5 MPa and about 10 MPa, or between about 0.5 MPa and about 5MPa.

44. The method of any of claims 41 through 43 further comprising mechanically cleaving the bonded structure at the cleave plane of the single crystal semiconductor donor substrate to thereby prepare a cleaved structure comprising the single crystal semiconductor handle substrate, the handle dielectric layer comprising the flowable insulating layer, the donor dielectric layer, and a single crystal semiconductor device layer.

45. A multilayer structure comprising:

a single crystal semiconductor handle substrate, wherein the single crystal semiconductor handle substrate comprises two major, generally parallel surfaces, one of which is a front surface of the single crystal semiconductor handle substrate and the other of which is a back surface of the single crystal semiconductor handle substrate, a circumferential edge joining the front surface and the back surface of the single crystal semiconductor handle substrate, a central plane between the front surface and the back surface of the single crystal semiconductor handle substrate, and a bulk region between the front and back surfaces of the single crystal semiconductor handle substrate;

a handle dielectric layer comprising a flowable insulating layer or a reflowable insulating layer, the handle dielectric layer being in interfacial contact with the front surface of the single crystal semiconductor handle substrate;

a donor dielectric layer in interfacial contact with the handle dielectric layer; and

a single crystal semiconductor device layer.

46. The multilayer structure of claim 45 wherein the single crystal semiconductor handle substrate comprises single crystal silicon.

47. The multilayer structure of claim 45 wherein the single crystal semiconductor handle substrate comprises a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the Czochralski method or the float zone method.

48. The multilayer structure of claim 45 wherein the single crystal semiconductor device layer comprises single crystal silicon.

49. The multilayer structure of claim 45 wherein the single crystal semiconductor device layer comprises a single crystal silicon wafer sliced from a single crystal silicon ingot grown by the Czochralski method or the float zone method.

50. The multilayer structure of any of claims 45 through 49 wherein the handle dielectric layer comprises a flowable oxide.

51. The multilayer structure of any of claims 45 through 49 wherein the handle dielectric layer comprises a flowable silazane.

52. The multilayer structure of any of claims 45 through 49 wherein the handle dielectric layer comprises a flowable silsesquioxane.

53. The multilayer structure of any of claims 45 through 49 wherein the handle dielectric layer comprises a silicate glass selected from the group consisting of phosphosilicate glass, borosilicate glass, borophosphosilicate glass, and any combination thereof.

54. The multilayer structure of any of claims 45 through 49 wherein the handle dielectric layer further comprises second insulating layer, wherein the second insulating layer comprises a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon nitride, and a combination thereof.

55. The multilayer structure of any of claims 45 through 54 wherein the donor dielectric layer comprises a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon nitride, hafnium oxide, titanium oxide, zirconium oxide, lanthanum oxide, barium oxide, and any combination thereof.

56. The multilayer structure of any of claims 45 through 54 wherein the donor dielectric layer comprises a material selected from the group consisting of silicon dioxide, silicon oxynitride, silicon nitride, and any combination thereof.

57. The multilayer structure of any of claims 45 through 54 wherein the donor dielectric layer comprises a multilayer, each insulating layer within the multilayer comprising a material selected from the group consisting of silicon dioxide, silicon oxynitride, and silicon nitride.