RTMP's copy

PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : G06F 15/177 — A1

(11) International Publication Number: **WO 97/12329**

(43) International Publication Date: 3 April 1997 (03.04.97)

(21) International Application Number: PCT/US96/15485

(22) International Filing Date: 26 September 1996 (26.09.96)

(30) Priority Data:
08/537,146 29 September 1995 (29.09.95) US

(71) Applicant *(for all designated States except US)*: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors; and


(75) Inventors/Applicants *(for US only)*: REINHARDT, Dennis [US/US]; 3440 Kenneth Drive, Palo Alto, CA 94303 (US). BHAT, Ketan [IN/US]; 1555 W. Middlefield #G5, Mountain View, CA 94043 (US). JACKSON, Robert, T. [GB/US]; 419-15 Camille Circle, San Jose, CA 95134 (US). SENYK, Borys [US/US]; 1020 Polk Lane, San Jose, CA 95117 (US). MATTER, Eugene, P. [US/US]; 103 Big Valley Court, Folsom, CA 95630 (US). GUNTHER, Stephen, H. [US/US]; 103 Mannock Court, Folsom, CA 95630 (US).

(74) Agents: SCHAAL, William, W. et al.; Blakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States: AL, AM, AT, AT (Utility model), AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published
With international search report.
With amended claims.

(54) Title: AN APPARATUS AND METHOD FOR REDUCING POWER CONSUMPTION THROUGH BOTH VOLTAGE AND FREQUENCY SCALING



(57) Abstract

A power control circuit and corresponding technique for reducing power consumption by an electronic device and thereby increasing performance. The power control circuit comprises a controller (120), a clock generation circuit (160) and a power supply circuit (170). The controller (120) detects whether a condition exists to scale the voltage and frequency of the electronic device and in response, signals the clock generation circuit (160) to perform frequency scaling on the electronic device and the power supply circuit (170) to perform voltage scaling on the electronic device. The condition may include a situation where the temperature of the electronic device is detected to have exceeded a thermal band. The condition may also include a situation where the electronic device is detected to be idle for a selected percentage of its run time.