

PCTWORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6: G06F 12/02, 9/06	A1	(11) International Publication Number: WO 97/23829 (43) International Publication Date: 3 July 1997 (93.07.97)
(21) International Application Number: PCT/US96/20498 (22) International Filing Date: 23 December 1996 (23.12.96) (30) Priority Data: 08/578,474 26 December 1995 (26.12.95) US (71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US). (72) Inventor; and (75) Inventor/Applicant (for US only): HASBUN, Robert, N. [US/US]; 4544 Fawn Street, Shingle Springs, CA 95682 (US). (74) Agent: TAYLOR, Edwin, H.; Blakely, Sokoloff, Taylor & Zaffman L.L.P., 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).		(81) Designated States: AL, AM, AT, AT (Utility model), AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published <i>With international search report.</i>

(54) Title: MEMORY MANAGER ALLOWING FLASH MEMORY TO SUPPLEMENT MAIN MEMORY**(57) Abstract**

Apparatus and a method including circuitry for detecting attempts to write to non-volatile memory array during execution of an application from the non-volatile memory array, a computer-implemented process responding to the detection of an attempt to write to non-volatile memory array to read that portion of the application surrounding the portion to which the attempt write to the non-volatile memory array is addressed and to write that portion of the application to main memory, and a computer-implemented process for revising the data structures storing information regarding the portion of the application written to main memory so that the portion of the application can be read, written, and executed from main memory.

