

162162



G00002

ABSTRACT OF THE DISCLOSURE

PROCESSOR FOR EXECUTING HIGHLY EFFICIENT VLIW

A 32-bit instruction 50 is composed of a 4-bit format field 51, a 4-bit operation field 52, and two 12-bit operation fields 59 and 60. The 4-bit operation field 52 can only include (1) an operation code "CC" that indicates a branch operation which uses a stored value of the implicity indicated constant register 36 as the branch address, or (2) a constant "const". The content of the 4-bit operation field 52 is specified by a format code provided in the format field 51.

Figure 2.