

Gaussian Mono Pulse in the Time Domain
Amplitude
Time
x 10^-8

FIG. 1A



Gaussian Mono Pulse in the Frequency Domain
Average DbV
x 10^7

FIG. 1B



Gaussian Pulse in the Time Domain
Amplitude
Time
x 10^-8

FIG. 1C



Gaussian Pulse in the Frequency Domain
Average DbV
Freq
x 10^7

FIG. 1D



Gaussian Doublet Pulse in the Time Domain
Amplitude
Time
x 10^-9

FIG. 1E



Gaussian Doublet Pulse in the Frequency Domain
Average DbV
x 10^7

FIG. 1F

- 9 OCT 2006





FIG. 2A




200
ARBITRARY WAVE GENERATOR
250
240
DIGITAL PHOSPHOR OSCILLOSCOPE


FIG. 2B

FIG. 3


310
313
314
CENTRAL OFFICE
1700
SWITCH GEAR
MULTIPLEXER
MDF
311
DSLAM
340
JWIC
350
PEDESTAL
361
INTERFACE DEVICE
360
BUILDING
335
355
315
305
TANDEM OFFICE
300

- 9 OCT 2006

FIG. 4






510
HEAD END OFFICE
500
514
1700
MODULATORS
MULTIPLEXER
512
COMBINERS
513
AMPLIFIER
535
520
CATV NODE
530
DISTRIBUTION PEDESTAL
535
540
DISTRIBUTION AMPLIFIER
530'
DISTRIBUTION PEDESTAL
545
361
INTERFACE DEVICE
BUILDING
360

FIG. 5

FIG. 6


MASTER DATA BUS MODULE 600
HVAC CONTROL MODULE 611
SUSPENSION CONTROL MODULE 613
680
SINGLE SENSOR MODULE 630
SENSOR
MICRO-CONTROLLER
LDL PROTOCOL CONTROLLER
MEGA-BAND TRANSCEIVER
VIDEO FEED 663
GPS UNIT 642
VIDEO UNIT 643
MULTI-MEDIA CONTROLLER 650
GAME FEED 662
AUDIO FEED 661
GPS FEED 660
DATA BUS 670
ENGINE CONTROL MODULE 610
TRANSMISSION CONTROL MODULE 612
MULTI-SENSOR MODULE 620
MEGA-BAND TRANSCEIVER
LDL PROTOCOL CONTROLLER
MICRO-CONTROLLER
MUX
SENSOR 1
SENSOR 2
SENSOR N
GAME UNIT 640
AUDIO UNIT 641



LDL OCTET RECEIVER
LDL OCTET BUFFER
OCTET (N+M)
OCTET (...)
OCTET (N+1)
OCTET (N)
CRC (OCTET N) = OCTET (N+1)
NO
DISCARD OCTET (N) SET N=N+1
NO
GO TO NEXT LDL FRAME (GET N=N+LENGTH OF CURRENT FRAME
HUNT COUNT < MAX COUNT
YES
SYNC COMPLETE

FIG. 7

- 9 OCT 2006





FIG. 8



Network
Router
MULTIPLEXER
Network Interface
Network PDUs
LDL Frame
Lightwaves Transport
INTERFACE DEVICE
Network PDUs
Network Interface
Router
Network

FIG. 9

9 OCT 2006





FIG. 10



MPEG-2 TS Frame
Header
4 octets
Optional Variable Length Adaption Field
Payload
184 octets
188 octets
LDL Frame
LDL Header Area
LDL Private Area
LDL Payload
LDL Check Area

FIG. 11



Ethernet Device
CPE System
Stream A Ethernet
Stream B MPEG
Stream C Internet
Stream D MPEG/Mgmt.
TX Line
RX Line
CO System
Stream A Ethernet
MAC/Stream ID Map
Router
Internet
Stream C Internet
Stream B MPEG
Stream D MPEG/Mgmt.
Sonet
MPEG/Set Top Box
Video
Control
MPEG-2 TS Encapsulated LDL Frames Over Sonet
Sonet
Stream ID
PID
B ABC
B HBO
B CNN
B ABC
E ABC
E HBO
E HBO
G CNN
Video Head End
ABC
HBO
CNN
Video Feeds

FIG. 12

9 OCT 2006





FIG. 13

FIG. 14




Mngmt. System
1400
Provisioning System
1405
OAM Stats
1404
Marketing Stats
1406
Billing System
1403
QoS
1407
Customer Interface
1402
Web Products & Services
1408

FIG. 15


TRANSMITTER 1500
FPGA
JTAG Connector
FPGA Configuration EEPROM
Power Up Reset & CTL
Differential Driver
D/A
Power Distribution
LVPECL Output Drive
WAVEFORM GENERATOR
Pulse Sample Counter & Distribution
Framer & Pulse-Time Encoding Sequencer
Pulse Library
Test Library
Rate Conv. Memory
Configuration Control Processor
From Receiver
To Receiver
Data Port MAC Interface
Ethernet Port
PHY Interface
Configuration Port MAC Interface
Ethernet Port
PHY Interface



RECEIVER 1600
FPGA
To MAC Interface
Format for PHY
Transmit Queue
Signal Processing Function
Receive Memory
Correlation Memory
DLL
Receive Memory Input Timing Controller
Frame Scan/Sync Comparator
Configuration Control Bus
LVTTL to LVPECL
VCO
LPF
ADC
Timing Pulse Detector
Amp
Bandpass
LNA

FIG. 16



MULTIPLEXER 1700
I/O PORT A
I/O PORT B
I/O PORT C
1600
1500
LINE CARD 1704
1600'
1500'
LINE CARD 1704'
1600''
1500''
LINE CARD 1704''
1600'''
1500'''
LINE CARD 1704'''
BUS
TRUNK CARD 1703
CONTROL PLANE SUBSYSTEM 1701
DATA PLANE SUBSYSTEM 1702
DATA FEED A
DATA FEED B
DATA FEED C

FIG. 17



TRANSMISSION MEDIUM 1802
SIGNAL WIRE 1807
361
LINE INTERFACE DEVICE
TRANSCEIVER
Tx 1500
Rx 1600
PROCESSOR 1810
MEMORY 1820
TRANSMISSION MEDIUM 1801

FIG. 18