

(12) 按照专利合作条约所公布的国际申请

(19) 世界知识产权组织
国际局

(43) 国际公布日
2024 年 1 月 11 日 (11.01.2024)



(10) 国际公布号
WO 2024/007377 A1

- (51) 国际专利分类号:
GHIC 7/06 (2006.01) *GHIC 7/22* (2006.01)
GHIC 7/10 (2006.01)
- (21) 国际申请号: PCT/CN2022/107622
- (22) 国际申请日: 2022 年 7 月 25 日 (25.07.2022)
- (25) 申请语言: 中文
- (26) 公布语言: 中文
- (30) 优先权:
202210787529.7 2022年7月4日 (04.07.2022) CN
- (71) 申请人: 长鑫存储技术有限公司 (CHANGXIN MEMORY TECHNOLOGIES, INC.) [CN/CN]; 中国安徽省合肥市经济技术开发区空港工业园兴业大道388号, Anhui 230601 (CN)。
- (72) 发明人: 林峰 (LIN, Feng); 中国安徽省合肥市经济技术开发区空港工业园兴业大道388号, Anhui 230601 (CN)。
- (74) 代理人: 上海晨皓知识产权代理事务所 (普通合伙) (SHANGHAI CHENHAO INTE-

LECTUAL PROPERTY LAW FIRM GENERAL PARTNERSHIP); 中国上海市黄浦区制造局路787号二幢202B室, Shanghai 200011 (CN)。

- (81) 指定国(除另有指明, 要求每一种可提供的国家保护): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW。
- (84) 指定国(除另有指明, 要求每一种可提供的地区保护): ARIPO (BW, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SC, SD, SL, ST, SZ, TZ, UG, ZM, ZW), 欧亚 (AM, AZ, BY, KG, KZ, RU, TJ, TM), 欧洲 (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MK, MT, NL, NO, PL, PT, RO,

(54) Title: DATA RECEIVING CIRCUIT, DATA RECEIVING SYSTEM AND STORAGE APPARATUS

(54) 发明名称: 数据接收电路、数据接收系统以及存储装置




图 4

- 112 First input unit
114 First inverter circuit
122 Second input unit
124 Second inverter circuit
132 Latch unit
142 Third reset unit
151 Clock generation circuit
1111 First current source
1112 First comparison unit
1113 First reset unit
1211 Second current source
1212 Second comparison unit
1213 Second reset unit

(57) Abstract: Provided in the embodiments of the present disclosure are a data receiving circuit, a data receiving system and a storage apparatus. The data receiving circuit comprises: a first amplification module, comprising: an amplification unit, which has a first node, a second node, a third node and a fourth node; a first NMOS transistor, which is connected to the first node at one end thereof and is connected to one end of a second NMOS transistor at the other end thereof; the second NMOS transistor, which is connected to the second node at the other end thereof, wherein a gate electrode of one of the first NMOS transistor and the second NMOS transistor receives a first complementary feedback signal, and a gate electrode of the other one of the first NMOS transistor and the second NMOS transistor receives an enable signal; a third NMOS transistor, which is connected to the third node at one end thereof and is connected to one end of a fourth NMOS transistor at the other end thereof; and the fourth NMOS transistor, which is connected to the fourth node at the other end thereof, wherein a gate electrode of one of the third NMOS transistor and the fourth NMOS transistor receives a second complementary feedback signal, and a gate electrode of the other one of the third NMOS transistor and the fourth NMOS transistor receives an enable signal; and a second

[见续页]

RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)。

本国际公布:

— 包括国际检索报告(条约第21条(3))。

amplification module. The embodiments of the present disclosure at least help to improve the receiving performance of a data receiving circuit and also to increase the processing speed thereof on data signals.

(57) 摘要: 本公开实施例提供一种数据接收电路、数据接收系统以及存储装置, 数据接收电路包括: 第一放大模块, 其中, 第一放大模块包括: 放大单元, 具有第一节点、第二节点、第三节点和第四节点; 一端连接第一节点且另一端连接第二NMOS管的一端的第一NMOS管, 另一端连接第二节点的第二NMOS管, 第一NMOS管与第二NMOS管中一者的栅极接收第一互补反馈信号, 另一者的栅极接收使能信号; 一端连接第三节点且另一端与第四NMOS管的一端连接的第三NMOS管, 另一端连接第四节点的第四NMOS管, 第三NMOS管与第四NMOS管中一者的栅极接收第二互补反馈信号, 另一者的栅极接收使能信号; 第二放大模块。本公开实施例至少有利于在提高数据接收电路的接收性能的同时提高其对数据信号的处理速度。