9802873-1

Ipos copy
9802873-1

PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : G06F 13/42 — A1

(11) International Publication Number: **WO 98/14885**

(43) International Publication Date: 9 April 1998 (09.04.98)

(21) International Application Number: PCT/US97/16822

(22) International Filing Date: 23 September 1997 (23.09.97)

(30) Priority Data:
08/719,843 30 September 1996 (30.09.96) US

(71) Applicant: ROSEMOUNT INC. [US/US]; 12001 Technology Drive, Eden Prairie, MN 55344 (US).


(72) Inventor: TETZLAFF, David, E.; 5920 Scenic Heights Drive, Minnetonka, MN 55345 (US).

(74) Agents: VELDHUIS-KROEZE, John, D. et al.; Westman, Champlin & Kelly, P.A., International Centre, Suite 1600, 900 2nd Avenue South, Minneapolis, MN 55402-3319 (US).

(81) Designated States: BR, CA, CN, SG, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published
With international search report.
Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: DATA BUS COMMUNICATION TECHNIQUE FOR FIELD INSTRUMENT



(57) Abstract

An apparatus for and method of serially transmitting a message between first and second devices (302, 304) coupled to a data or clock line (310) in a process control device (10) is disclosed. A first transition (212) of the data or clock signal is generated during a signal cycle. A second transition (214) of the signal is generated during the first signal cycle in order to control the duty cycle of the signal during the first signal cycle. If the duty cycle of the signal during the first signal cycle has a first value, then the first signal cycle is representative of a first data state transmitted between the first and second devices (302, 304). If the duty cycle of the signal during the first signal cycle has a second value, then the first signal cycle is representative of a second data state transmitted between the first and second devices (302, 304).