

(19) World Intellectual Property
Organization
International Bureau

(43) International Publication Date
03 April 2025 (03.04.2025)



(10) International Publication Number
WO 2025/065209 A9

(51) International Patent Classification:
G09G 3/3225 (2016.01)

(21) International Application Number:
PCT/CN2023/121348

(22) International Filing Date:
26 September 2023 (26.09.2023)

(25) Filing Language: English

(26) Publication Language: English

(71) Applicants: **BOE TECHNOLOGY GROUP CO., LTD.** [CN/CN]; No.10 Jiuxianqiao Rd., Chaoyang District, Beijing 100015 (CN). **CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.** [CN/CN]; No.1188 Hezuo Rd., (West Zone), Hi-tech Development Zone, Chengdu, Sichuan 611731 (CN).

(72) Inventors: **ZHANG, Tiaomei**; No.9 Dize Rd., BDA, Daxing District, Beijing 100176 (CN). **GAO, Wenhui**; No.9 Dize Rd., BDA, Daxing District, Beijing 100176 (CN). **JIANG, Zhiliang**; No.9 Dize Rd., BDA, Daxing District, Beijing 100176 (CN). **WU, Jianpeng**; No.9 Dize Rd., BDA,

Daxing District, Beijing 100176 (CN). **HU, Ming**; No.9 Dize Rd., BDA, Daxing District, Beijing 100176 (CN).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, MG, MK, MN, MU, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, CV, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SC, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, ME, MK, MT, NL, NO, PL, PT, RO, RS, SE,

(54) Title: ARRAY SUBSTRATE AND DISPLAY APPARATUS




FIG. 3A

(57) Abstract: An array substrate. The array substrate includes a plurality of pixel driving circuits; wherein a respective pixel driving circuit (PDC) of the plurality of pixel driving circuits comprises a driving transistor (Td), a first light emitting control transistor (T3), and a third reset transistor (Tr3); active layers (ACT-d, ACT3, ACTr3) of the driving transistor (Td), the first light emitting control transistor (T3), and the third reset transistor (Tr3) are in a first semiconductor material layer (SML1); a first electrode (Sd) of the driving transistor (Td), a second electrode (D3) of the first light emitting control transistor (T3), and a second electrode (Dr3) of the third reset transistor (Tr3) are in the first semiconductor material layer (SML1); the first electrode (Sd) of the driving transistor (Td), the second electrode (D3) of the first light emitting control transistor (T3), and the second electrode (Dr3) of the third reset transistor (Tr3) are parts of a unitary structure; and the first electrode (Sd) of the driving transistor (Td), the second electrode (D3) of the first light emitting control transistor (T3), and the second electrode (Dr3) of the third reset transistor (Tr3) are connected to each other by one or more portions of the first semiconductor material layer (SML1).

[Continued on next page]

SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN,
GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*

(48) Date of publication of this corrected version:

02 January 2026 (02.01.2026)

(15) Information about Correction:

see Notice of 02 January 2026 (02.01.2026)