

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



20000532-1
IPOS copy.

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 1/16, H05K 7/20, B52B 9/00, H01R 23/70, 9/09, 13/11, 23/68, H02G 5/00		A1	(11) International Publication Number: WO 99/15948
			(43) International Publication Date: 1 April 1999 (01.04.99)
(21) International Application Number: PCT/US98/14995			(81) Designated States: AL, AM, AT, AT (Utility model), AU (Petty patent), AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, GH, GM, HR, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), SL, TJ, TM, TR, TT, UA, UG, US, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 20 July 1998 (20.07.98)			
(30) Priority Data: 08/936,859 24 September 1997 (24.09.97) US			
(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).			
(72) Inventor; and (75) Inventor/Applicant (for US only): PHAN, Truong [US/US]; 103 N.E. Cory Street, Hillsboro, OR 97124 (US).			
(74) Agents: TAYLOR, Edwin, H. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).			Published <i>With international search report.</i> <i>Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.</i>
(54) Title: A COMPUTER SYSTEM INCLUDING A CO-PLANAR PROCESSOR CONNECTOR			
(57) Abstract A computer system is formed using a co-planar processor connector to connect a motherboard and a processor package together in a co-planar manner. The co-planar processor connector includes a planar body having an inner cavity defined a number of inner walls extending from one end to the other end, and a number of pins disposed on the inner walls, extending from one end to the other end. The co-planar connector engages the motherboard at one end, and the processor package at the other end. The pins electrically couple the processor package to the motherboard.			