

Description

The present invention relates to a microprocessor system including a shared paging memory and is directed to removing any inherent fixed allocation of memory pages to particular users.

Microcomputer systems presently marketed employ two systems for video data storage. The larger types have a separate video random access memory (RAM) for storing CRT refresh data. In these systems, of course, updating of the video data and reading of this data is effected by access to the dedicated video memory.

In smaller systems having only a limited RAM capacity, the main store of the system has to hold both video data and the remaining data for processing. In all of such smaller systems without a separate video store, to our knowledge, a small portion of the main store is allocated for display data and is dedicated to this purpose and no other. This has two disadvantages. Firstly the amount of video data for display is severely limited, thereby limiting the display definition. Secondly, as the remaining data can not encroach upon the video area, this area can not be used for other processing operations when the display is not being used.

It is, therefore, an object of the present invention to provide a memory paging system in a microcomputer which permits flexible allocation of storage space for video and CPU data.

The present invention provides a microcomputer system including a main memory, a central processor unit and a CRT controller for digital display control, comprises x pages defined by m higher order address bits, each page comprising a fixed number of locations defined by n lower order address bits, and the CPU is adapted to deliver addresses including addresses having a higher number of bits than the $m + n$ required to define locations in the memory, characterised in that a paging system, providing high order address bits to define fixed size pages within the main memory, is incorporated, the paging system including a page register system coupled to the data output of the CPU to register both CPU and CRT controller page address bits, and address means, responsive thereto, to combine the CPU page address bits with lower order address bits from the CPU address output for CPU access to the memory and the CRT page address bits with lower order address bits from the CRT controller address output for CRT controller access to the memory and decoder means coupled to the CPU address output and responsive to addresses from the CPU, in a selected range outside the addresses defined by the $m + n$ bits alone, to provide a first output signal to the control input of multiplexer means coupled to receive the CPU page bits from the page register and the equivalently ordered m address bits from the CPU address output to apply either the m CPU address bits or the m CPU page bits for combination with the n CPU address bits for CPU access to the

memory in response to the presence or absence of the first output signal respectively whereby both the CPU and the CRT controller can access any page in the memory in accordance with the values of the page address bits placed in the paging register system by the CPU and the CPU can run programs designed for a system with a larger address space.

The present invention will be described further by way of example with reference to an embodiment of the invention as illustrated in the accompanying drawings, in which

Figure 1 is a memory address map showing addresses of main memory, video decode addresses and read-only memory addresses in a microcomputer system; and

Figure 2 is a block diagram of the memory address system of that microcomputer system.

The memory map of Figure 1 shows the address ranges of the memories in a microcomputer system. The addresses are shown in hexadecimal notation. The main computer random access memory (RAM) extends from address 00000 through 1FFFF (128K bytes) and is divided into 8 pages, each of 16K bytes.

There are two read-only stores (ROS), one of 128K bytes extending from addresses D0000 through EFFFF, the second of 64K bytes located at addresses F0000 through FFFFF. Between the RAM and ROS addresses, a video decode area of 32K bytes extending between addresses B8000 and C0000 is shown. As will be explained in more detail later, this is not an actual storage area, but relates to CPU entered addresses which are decoded into addresses in the RAM area.

It should be noted that 16K locations in a page are addressed by fourteen bits (hexadecimal 0000 through 3FFF, thus, for the RAM, three high order bits can be used to define the eight different pages. In accordance with the present invention, these page bits may be used to address the RAM for CPU access and access by a video display subsystem. The CPU uses one page select system and the video display subsystem uses another, the CRT page select system. Both, of course, are controlled by the CPU. The arrangement is such that either the CPU or the video subsystem can employ any single page in the RAM or any number of pages therein up to the full eight pages. At any one time, the CRT page select system will be selecting one page for reading data for display while the CPU page select system will be selecting another page to enter display data into that page. When it is required to change large amounts of data in successive frames, four pages may be required. In such a case, when the display data is to be changed, at the frame flyback time of the display, the page select systems can be switched so that the displayed data is that written in from the CPU during the previous display frame. This feature can be very useful in producing animated displays.

Turning back to the video decode area shown at locations B8000 through C000 in Figure 1, it is clear that, with a RAM size of 128K bytes

(addresses 00000 through 1FFFF), these high address locations do not exist in RAM. However, there is a situation in which these addresses are generated by the C.P.U. This is when compatibility is required for a series of systems and in the higher level systems certain features are contained in high address locations, which can not be accommodated in the smaller systems with smaller RAM's. As an example, we may assume that the present system is a low level system in a series of microcomputers in which the higher level machines contain a separate video RAM. In the higher level machines, this video RAM is addressed by the CPU and CRT subsystem at addresses B8000 (736K) through BBFFF (752K) to provide 16K bytes of video data. For the smaller machine to remain compatible, the CPU must either convert these addresses to suitable addresses within the range of the RAM or alternatively, in accordance with the present invention, employ these addresses in the same way as the higher level machine, with page conversion outside the CPU. As will be seen in the following description of the Figure 2 system, decoding means is employed to detect these high video addresses and to page them into the available RAM addresses.

Referring now to Figure 2 in detail, this figure is a simplified block diagram of the memory addressing arrangement in a microcomputer system embodying the present invention. The system comprises a microprocessor 20, which may be of the type 8088 manufactured by Intel Corporation. For simplicity, only the address outputs A0—19 and data input/output terminals D0—7 have been shown. In addition, again for simplicity, the D0—7 terminals have been shown separately from the address outputs, though in the 8088 they are commoned with the A0—7 address outputs and time multiplexed. In a CRT controller system, shown at 21, which may contain a type 6845 CRT controller manufactured by Motorola Inc. and additional memory control circuitry, only two of the outputs are shown. These are the memory address outputs MA0—13 and a CRT/not CPU output. A random access (RAM) memory 22, of 128K byte capacity and two read-only (ROS) memories, collectively 23, are connected to be addressed by an address system 24. The inputs to address system 24 comprise either seventeen bits for a CPU access cycle or a further seventeen bits for a CRT access cycle. For each CPU cycle, these address bits comprise fourteen bits, A0 through A13, from the CPU address outputs over bus 26 and three bits, the highest order bits, comprising either the CPU A14, A15 and A16 bits, or CPU page bits P0, P1 and P2, from a multiplexer 27 over a bus 28. For the CRT cycles, the seventeen address bits to multiplexer 24 comprise bits MA0 through MA13 from CRT controller 21 over a bus 29 and CRT Page bits P0, P1 and P2, from a page register system 30 over a bus 31.

Memory paging is controlled by CPU 20 by delivering page bits to page register system 30

over the CPU data bus 36. Only six of the data lines are used for this purpose, and, therefore, six page bits, three for the CPU and three for the CRT are registered. Ignoring, for the moment, the operation of multiplexer 27, by assuming that CPU page bits P0 through P2 pass through it from register 30, we will now look at the paging operation. In a CPU cycle, address bits A0 through A13 are passed from the CPU directly to address system 24 and, with the CRT/not CPU signal from CRT controller in its lowered state, CPU paging bits P0 through P2 are applied from register 30 through multiplexer 27 to address system 24 through busses 31 and 28. The location in the memory is therefore selected by a 16K byte page area determined by CPU page bits P0 through P2 and, within that area, by the fourteen CPU address bits A0 through A13. A similar operation occurs for each CRT cycle, except that the address bits MA0 through MA13 from CRT controller 21 and the CRT page bits P0 through P2 are used. These latter bits are read from register system 30 when the CRT/not CPU line from controller 21 is high. Thus, both CPU 20 and CRT controller 21 have access to any page in memory 22 in accordance with the page bits. These page bits can be changed by the CPU at any time.

Turning now to the circuits including a decoder 42 and the multiplexer 27 in Figure 2, these circuits are operable to decode the video decode addresses shown in Figure 1 and to control ROS addressing. The operation of this system is based on the fact that each of the video decode and ROS addresses requires twenty bits. Thus, for the video decode locations (B8000 through BFFFF) the uppermost address bits A16 through A19 are 1101. Similarly, for the ROS addresses (D0000 through FFFFF) bits A16 through A19 are from 1011 through 1111.

Decoder 42, which may be in the form of a small ROM decoder, takes bits A16 through A19 from the CPU over a bus 34. If the inputs correspond to the video decode addresses, that is 1101, then output lines 37 and 39 are activated. If the inputs correspond to the ROM addresses (i.e. bits A18 and A19 are both '1') then line 38 is activated. In the latter case, the ROM's 23 are enabled, by the ROM CS (ROM chip select) signal, and the ROM's are addressed from the A0 through A17 CPU address outputs. In the former case, the RAM CS signal on line 39 enables memory 22 and the signal on line 37 switches multiplexer 27 to pass the CPU A14 through A16 address bits to address memories 22 and 23 instead of CPU page bits P0 through P2 during a CPU access cycle. This allows direct access to memory 22 from locations 00000 (hex) to 1FFFF (hex) without the paging. It will be remembered that these video decode addresses are generated by the CPU in order to achieve program compatibility with a larger machine having a dedicated video RAM with these addresses. As has been seen, in response to these addresses, the Figure 2 system provides addresses in memories 22 and 23 using only the A0 through A16 bits from the CPU. In all other

cases, only line 39 is activated to enable memory 22 for access using the A0—13 and CPU P0—2 bits at the MA0—13 and CRT P0—2 bits as has been described above.

In summary, what has been shown is a main memory paging system for a microcomputer which is highly flexible and allows access to all pages in the memory by both the CPU and the CRT display subsystem. In addition, a decoding system permits the use of CPU output addresses higher than the highest address in the main memory either for addressing ROS or for providing automatic access to the main memory for selected ones of these higher addresses to enter video data. This ensures compatibility with higher level machines with greater memory capacity.

Claims

1. A microcomputer system including a main memory (22), a central processor unit (20) and a CRT controller (21) for digital display control comprises x pages defined by m higher order address bits, each page comprising a fixed number of locations defined by n lower order address bits, and the CPU is adapted to deliver addresses including addresses having a higher number of bits than the m + n required to define locations in the memory, characterised in that a paging system, providing high order address bits to define fixed size pages within the main memory, is incorporated, the paging system including a page register system (30) coupled to the data output (36) of the CPU to register both CPU and CRT controller page address bits, and address means (24), responsive thereto, to combine the CPU page address bits with lower order address bits from the CPU address output for CPU access to the memory and the CRT page address bits with lower order address bits from the CRT controller address output for CRT controller access to the memory and decoder means (42) coupled to the CPU address output and responsive to addresses from the CPU, in a selected range outside the addresses defined by the m + n bits alone, to provide a first output signal (on 37) to the control input of multiplexer means coupled to receive the CPU page bits (P0—2) from the page register and the equivalently ordered m address bits (A14—16) from the CPU address output to apply either the m CPU address bits or the m CPU page bits for combination with the n CPU address bits (A0—13) for CPU access to the memory in response to the presence or absence of the first output signal respectively whereby both the CPU and the CRT controller can access any page in the memory in accordance with the values of the page address bits placed in the paging register system by the CPU and the CPU can run programs designed for a system with a larger address space.

2. A system as claimed in claim 1 in which the page register system is coupled to receive a control signal (CPU/CRT) from the CRT controller to select either the CPU or CRT controller page

bits for combination with the lower order address bits.

3. A system as claimed in claim 2, in which the addresses in the selected range of addresses correspond in number to a page of addresses in memory.

4. A system as claimed in claim 2 or claim 3 in which the addresses in the selected range of addresses relate to video data for entry into the memory from the CPU.

5. A system as claimed in claim 2, claim 3 or claim 4, including a read-only storage system, in which the decoder means is responsive to addresses in a further selected range of addresses from the CPU, outside the addresses defined by the m + n address bits alone, to provide a second output signal (on 38) to direct the address bits from the CPU address output to address the read-only storage system rather than the memory system.

Patentansprüche

1. Mikrocomputersystem enthaltend einen Hauptspeicher (22), eine Zentralprozessoreinheit (bzw. CPU) (20) und ein Bildschirmsteuergerät (21) zur Digitalanzeigesteuerung umfasst 'x'-Seiten, welche durch m-Adressenbits höherer Ordnung definiert werden, wobei jede Seite eine feste Anzahl von Speicherzellen umfasst, welche durch n-Adressenbits niedrigerer Ordnung definiert werden, und die CPU ist vorgesehen, um Adressen auszugeben, welche Adressen beinhalten, die eine höhere Anzahl von Bits haben als die zur Definierung der Speicherzellen in dem Speicher erforderlichen m + n Bits, dadurch gekennzeichnet, dass ein Paginierungssystem, welches zur Definierung von Seiten fester Grösse innerhalb des Hauptspeichers, Adressenbits höherer Ordnung liefert, eingebaut ist, wobei das Paginierungssystem ein Seitenregistersystem (30) enthält, welches an den Datenausgang (36) der CPU angeschlossen ist, um sowohl CPU- als auch Bildschirmsteuergerät-Seitenadressenbits aufzuzeichnen, und darauf ansprechende Adressierungsmittel (24) zur Kombination der CPU-Seitenadressenbits mit Adressenbits niedrigerer Ordnung aus dem CPU-Adressenausgang für den CPU-Zugriff zum Speicher und der Bildschirmgerät-Seitenadressenbits mit Adressenbits niedrigerer Ordnung aus dem Bildschirmsteuergerät-Adressenausgang für den Bildschirmsteuergerät-zugriff zum Speicher und Dekodiermittel (42), welche an den CPU-Adressenausgang angeschlossen sind und auf Adressen aus der CPU ansprechen, in einem ausgewählten Bereich ausserhalb der allein durch die m + n Bits definierten Adressen, zur Lieferung eines ersten Ausgangssignals (auf 37) zum Steuereingang von Multiplexermitteln, welche angeschlossen sind, um die CPU-Seitenbits (P0-2) vom Seitenregister aus zu empfangen und die m-Adressenbits gleichwertiger Ordnung (A14—16) vom CPU-Adressenausgang aus, um entweder die m-CPU-Adressenbits oder die m-CPU-Seitenbits zur Kombination

cases, only line 39 is activated to enable memory 22 for access using the A0—13 and CPU P0—2 bits at the MA0—13 and CRT P0—2 bits as has been described above.

In summary, what has been shown is a main memory paging system for a microcomputer which is highly flexible and allows access to all pages in the memory by both the CPU and the CRT display subsystem. In addition, a decoding system permits the use of CPU output addresses higher than the highest address in the main memory either for addressing ROS or for providing automatic access to the main memory for selected ones of these higher addresses to enter video data. This ensures compatibility with higher level machines with greater memory capacity.

Claims

1. A microcomputer system including a main memory (22), a central processor unit (20) and a CRT controller (21) for digital display control comprises x pages defined by m higher order address bits, each page comprising a fixed number of locations defined by n lower order address bits, and the CPU is adapted to deliver addresses including addresses having a higher number of bits than the m + n required to define locations in the memory, characterised in that a paging system, providing high order address bits to define fixed size pages within the main memory, is incorporated, the paging system including a page register system (30) coupled to the data output (36) of the CPU to register both CPU and CRT controller page address bits, and address means (24), responsive thereto, to combine the CPU page address bits with lower order address bits from the CPU address output for CPU access to the memory and the CRT page address bits with lower order address bits from the CRT controller address output for CRT controller access to the memory and decoder means (42) coupled to the CPU address output and responsive to addresses from the CPU, in a selected range outside the addresses defined by the m + n bits alone, to provide a first output signal (on 37) to the control input of multiplexer means coupled to receive the CPU page bits (P0—2) from the page register and the equivalently ordered m address bits (A14—16) from the CPU address output to apply either the m CPU address bits or the m CPU page bits for combination with the n CPU address bits (A0—13) for CPU access to the memory in response to the presence or absence of the first output signal respectively whereby both the CPU and the CRT controller can access any page in the memory in accordance with the values of the page address bits placed in the paging register system by the CPU and the CPU can run programs designed for a system with a larger address space.

2. A system as claimed in claim 1 in which the page register system is coupled to receive a control signal (CPU/CRT) from the CRT controller to select either the CPU or CRT controller page

bits for combination with the lower order address bits.

3. A system as claimed in claim 2, in which the addresses in the selected range of addresses correspond in number to a page of addresses in memory.

4. A system as claimed in claim 2 or claim 3 in which the addresses in the selected range of addresses relate to video data for entry into the memory from the CPU.

5. A system as claimed in claim 2, claim 3 or claim 4, including a read-only storage system, in which the decoder means is responsive to addresses in a further selected range of addresses from the CPU, outside the addresses defined by the m + n address bits alone, to provide a second output signal (on 38) to direct the address bits from the CPU address output to address the read-only storage system rather than the memory system.

Patentansprüche

1. Mikrocomputersystem enthaltend einen Hauptspeicher (22), eine Zentralprozessoreinheit (bzw. CPU) (20) und ein Bildschirmsteuergerät (21) zur Digitalanzeigesteuerung umfasst x-Seiten, welche durch m-Adressenbits höherer Ordnung definiert werden, wobei jede Seite eine feste Anzahl von Speicherzellen umfasst, welche durch n-Adressenbits niedrigerer Ordnung definiert werden, und die CPU ist vorgesehen, um Adressen auszugeben, welche Adressen beinhalten, die eine höhere Anzahl von Bits haben als die zur Definierung der Speicherzellen in dem Speicher erforderlichen m + n Bits, dadurch gekennzeichnet, dass ein Paginierungssystem, welches zur Definierung von Seiten fester Grösse innerhalb des Hauptspeichers, Adressenbits höherer Ordnung liefert, eingebaut ist, wobei das Paginierungssystem ein Seitenregistersystem (30) enthält, welches an den Datenausgang (36) der CPU angeschlossen ist, um sowohl CPU- als auch Bildschirmsteuergerät-Seitenadressenbits aufzuzeichnen, und darauf ansprechende Adressierungsmittel (24) zur Kombination der CPU-Seitenadressenbits mit Adressenbits niedrigerer Ordnung aus dem CPU-Adressenausgang für den CPU-Zugriff zum Speicher und der Bildschirmgerät-Seitenadressenbits mit Adressenbits niedrigerer Ordnung aus dem Bildschirmsteuergerät-Adressenausgang für den Bildschirmsteuergerät-zugriff zum Speicher und Dekodiermittel (42), welche an den CPU-Adressenausgang angeschlossen sind und auf Adressen aus der CPU ansprechen, in einem ausgewählten Bereich ausserhalb der allein durch die m + n Bits definierten Adressen, zur Lieferung eines ersten Ausgangssignals (auf 37) zum Steuereingang von Multiplexermitteln, welche angeschlossen sind, um die CPU-Seitenbits (P0-2) vom Seitenregister aus zu empfangen und die m-Adressenbits gleichwertiger Ordnung (A14—16) vom CPU-Adressenausgang aus, um entweder die m-CPU-Adressenbits oder die m-CPU-Seitenbits zur Kombination



mit den n -CPU-Adressenbits (A0—13) für den CPU-Zugriff zum Speicher anzuwenden, als Reaktion auf die Anwesenheit oder Abwesenheit des ersten Ausgangssignals, wobei die CPU sowie das Bildschirmsteuergerät auf irgendeine Seite im Speicher jeweils zugreifen können, in Übereinstimmung mit den Werten der Seitenadressenbits, welche von der CPU in dem Seitenregistersystem angeordnet sind, und die CPU kann Programme ablaufen lassen, welche für ein System mit einem grösseren Adressierungsraum vorgesehen sind.

2. System nach Anspruch 1, in welchem das Seitenregistersystem angeschlossen ist, um ein Steuersignal (CPU/Bildschirmgerät) vom Bildschirmsteuergerät aus zu empfangen, um entweder die CPU oder die Bildschirmsteuergerät-Seitenbits zur Kombination mit den Adressenbits niedrigerer Ordnung auszuwählen.

3. System nach Anspruch 2, in welchem die Adressen in dem ausgewählten Adressenbereich zahlenmässig einer Adressenseite im Speicher entsprechen.

4. System nach Anspruch 2 oder 3, in welchem die Adressen in dem ausgewählten Adressenbereich sich auf Videodaten beziehen für einen Zugang zum Speicher von der CPU aus.

5. System nach Anspruch 2, 3 oder 4, enthaltend ein Festspeichersystem, in welchem die Dekodiermittel auf Adressen in einem weiteren von der CPU ausgewählten Adressenbereich ansprechen, ausserhalb der allein von den $m + n$ Adressenbits definierten Adressen, um ein zweites Ausgangssignal (auf 38) zu erzeugen, um die Adressenbits vom CPU-Adressenausgang aus zu leiten, um eher das Festspeichersystem als das Speichersystem zu adressieren.

Revendications

1. Système micro-processeur comprenant une mémoire principale (22), une unité centrale de traitement CPU (20) et un contrôleur de tube cathodique TRC (21) pour une commande d'affichage numérique, comprenant x pages définies par m bits d'adresse de poids fort, chaque page comportant un nombre fixe d'emplacements définis par n bits d'adresse de poids faible, et le CPU est prévu pour fournir des adresses comprenant des adresses qui ont un nombre de bits plus élevé que les $m + n$ requis pour définir des emplacements dans la mémoire, caractérisé en ce qu'un système de pagination, fournissant des bits d'adresse de poids fort pour définir des pages de dimension fixe dans la mémoire principale, est incorporé, le système de pagination comprenant un système de registre de pages (30) relié à la sortie de données (36) du CPU pour enregistrer à la fois des bits d'adresse de page de CPU et de contrôleur de TRC, et des moyens d'adressage

(24) qui répondent à ces bits de manière à combiner les bits d'adresse de page de CPU avec des bits d'adresse de poids faible venant de la sortie d'adresse de CPU pour un accès de CPU à la mémoire et de manière à combiner les bits d'adresse de page de TRC avec des bits d'adresse de poids faible venant de la sortie d'adresse de contrôleur de TRC pour un accès de contrôleur de TRC à la mémoire, et des moyens de décodage (52) reliés à la sortie d'adresse de CPU et qui répondent aux adresses venant du CPU, dans une plage choisie en dehors des adresses définies par les $m + n$ bits seuls, de manière à fournir un premier signal de sortie (sur 37) à l'entrée de commande de moyens de multiplexage raccordés pour recevoir les bits de page de CPU (P0—2) venant du registre de pages et les m bits d'adresse ordonnés de façon équivalente (A15—16) venant de la sortie d'adresse de CPU afin d'appliquer les m bits d'adresse de CPU ou les n bits de page de CPU pour la combinaison avec les n bits d'adresse de CPU (A0—13) pour l'accès de CPU à la mémoire en réponse à la présence ou à l'absence du premier signal de sortie respectivement, de sorte que le CPU et le contrôleur de TRC peuvent tous deux accéder à une page quelconque dans la mémoire conformément aux valeurs des bits d'adresse de page placés dans le système de registre de pagination par le CPU, et le CPU peut exécuter des programmes conçus pour un système ayant un plus grand espace d'adresse.

2. Système suivant la revendication 1, dans lequel le système de registre de pages est raccordé pour recevoir un signal de commande (CPU/TRC) venant du contrôleur de TRC pour choisir les bits de page de CPU ou de contrôleur de TRC pour combinaison avec les bits d'adresse de poids faible.

3. Système suivant la revendication 2, dans lequel les adresses dans la plage choisie d'adresses correspondent en nombre à une page d'adresses dans la mémoire.

4. Système suivant la revendication 2 ou la revendication 3, dans lequel les adresses dans la plage choisie d'adresses concernent des données vidéo pour entrée dans la mémoire à partir du CPU.

5. Système suivant la revendication 2, la revendication 3 ou la revendication 4, comprenant un système de mémoire morte, dans lequel les moyens de décodage répondent à des adresses dans une autre plage choisie d'adresses venant du CPU, en dehors des adresses définies par les $m + n$ bits d'adresse seuls, pour fournir un deuxième signal de sortie (sur 38) afin de diriger les bits d'adresse venant de la sortie d'adresse de CPU pour adresser le système de mémoire morte au lieu du système de mémoire.

