

CLAIMS

1. An alignment carrier comprising:
a substrate having a coefficient of thermal expansion that substantially matches that of an interconnect bridge; and
a plurality of solder balls located on the substrate and configured for alignment of two or more semiconductor die.
2. The alignment carrier of Claim 1, wherein the interconnect bridge is composed of silicon and the substrate is silicon.
3. The alignment carrier of Claim 1, wherein the interconnect bridge is composed of silicon and substrate is glass.
4. The alignment carrier of Claim 1, wherein the plurality of solder balls present on the substrate are located in regions that correspond to each corner of the two or more semiconductor die.
5. The alignment carrier of Claim 1, further comprising a window located in a central region of the substrate and configured for placement and access of the interconnect bridge.
6. The alignment carrier of Claim 1, wherein the plurality of solder balls have a size that is greater than solder balls that are present in a low density interconnect region of the two or more semiconductor die.
7. The alignment carrier of Claim 1, wherein each solder ball of the plurality of solder balls is a controlled collapse chip connection (C4) solder ball.
8. An assembly comprising:
a first semiconductor die comprising a plurality of first sacrificial bond pads located at a periphery region of the first semiconductor die, first solder balls located in a low density interconnect (LDI) region of the first semiconductor die, and first bond pads located in a high density interconnect region (HDI) of the first semiconductor die;
a second semiconductor die located laterally adjacent to the first semiconductor die and comprising a plurality of second sacrificial bond pads located at a periphery region of the second semiconductor die, second solder balls located in a LDI region of the second semiconductor die, and second bond pads located in a HDI region of the second semiconductor die; and
an alignment carrier as claimed in claim 1, wherein a first set of the plurality solder balls located on the substrate is aligned to, and in contact with, the plurality of first sacrificial bond pads located at the periphery region of the first semiconductor die, and a second set of the plurality solder balls located on the substrate is aligned to,

and in contact with, the plurality of second sacrificial bond pads located at the periphery region of the second semiconductor die.

9. The assembly of Claim 8, further comprising a window located in a central portion of the substrate of the alignment carrier and configured for placement of the interconnect bridge.

10. The assembly of Claim 9, further comprising the interconnect bridge spanning the first semiconductor die and the second semiconductor die, wherein the interconnect bridge connects the HDI region of the first semiconductor die to the HDI of the second semiconductor die.

11. The assembly of Claim 10, wherein the interconnect bridge is composed of silicon, and the substrate of the alignment carrier is composed of silicon or glass.

12. The assembly of Claim 8, wherein the plurality of first sacrificial bond pads are located at each corner of the first semiconductor die, and the plurality of second sacrificial bond pads are located at each corner of the second semiconductor die.

13. The assembly of Claim 8, wherein the plurality of solder balls of the alignment carrier have a size that is greater than the first solder balls that are present in the first LDI region of the first semiconductor die and the second solder balls that are present in the second LDI region of the second semiconductor die.

14. The assembly of Claim 8, further comprising a backer structure attached to the first semiconductor die and the second semiconductor die.

15. A method comprising:

providing a first assembly comprising a first semiconductor die, a second semiconductor die located laterally adjacent to the first semiconductor die, and an alignment carrier, wherein the first semiconductor die comprises a plurality of first sacrificial bond pads located at a periphery region of the first semiconductor die, first solder balls located in a low density interconnect (LDI) region of the first semiconductor die and first bond pads located in a high density interconnect (HDI) region of the first semiconductor die, the second semiconductor die comprises a plurality of second sacrificial bond pads located at a periphery region of the second semiconductor die, second solder balls located in a LDI region of the second semiconductor die and second bond pads located in a HDI region of the second semiconductor die, and the alignment carrier comprises a substrate having a coefficient of thermal expansion that substantially matches that of an interconnect bridge, and a plurality of solder balls located on the substrate, wherein a first set of the plurality solder balls located on the substrate are aligned to, and in contact with, the plurality of first sacrificial bond pads located at the periphery region of the first semiconductor die, and a second set of the plurality solder balls located on the substrate are aligned to, and in contact with, the plurality of second sacrificial bond pads located at the periphery region of the second semiconductor die;

first attaching a backer structure to a backside of the first semiconductor die and the second semiconductor die;

removing the alignment carrier to provide a second assembly comprising the first semiconductor die, the second semiconductor die and the backer structure;

second attaching the interconnect bridge between the first semiconductor die and the second semiconductor die to provide a third assembly comprising the first semiconductor die, the second semiconductor die, the backer structure and the interconnect bridge, wherein the interconnect bridge connects the HDI region of the first semiconductor die to the HDI region of the second semiconductor die; and

third attaching a laminate to the third assembly.

16. The method of Claim 15, further comprising removing the backer structure from the third assembly.

17. The method of Claim 15, wherein the third attaching comprises a mass reflow of the first and second solder balls.

18. The method of Claim 15, wherein the plurality of first sacrificial bond pads are formed at the same time as the first bond pads in the HDI region of the first semiconductor die, and the plurality of second sacrificial bond pads are formed at the same time as the second bond pads in the HDI region of the second semiconductor die.

19. The method of Claim 15, further comprising removing the backer structure after the third attaching of the laminate.