

ABSTRACT

An integrated circuit device includes one or more input terminals, a buffer setting storage circuit configured to receive and store buffer setting information in response to a clock sync state signal, and one or
5 more buffer circuits configured to be set based on the buffer setting information stored in the buffer setting storage circuit and configured to receive signals of the one or more input terminals, respectively.

FIG.1