

Description

The invention relates to a semiconductor device for producing an electron beam, having at least one cathode comprising a semiconductor body which is provided at a major surface with an electrically insulating layer with at least one opening, in which device at least one acceleration electrode is provided on the insulating layer at the edge of the opening and the semiconductor body has a pn-junction within said opening, which pn-junction is located between an *n*-type surface region adjoining the surface of the semiconductor body within said opening and a *p*-type region, so that, when a voltage is applied in the reverse direction across the pn-junction, electrons are generated, which emanate from the semiconductor body, and which pn-junction has locally a lower breakdown voltage within said opening than the remaining part of the pn-junction, the part with the lower breakdown voltage being separated from the surface by an *n*-type surface layer which is a part of the *n*-type region, having such a thickness and doping that at the breakdown voltage the depletion zone of the pn-junction does not extend as far as the surface, but remains separated therefrom by a surface layer, which is sufficiently thin to allow the generated electrons to pass.

The invention further relates to a camera tube and a display arrangement provided with such a semiconductor device.

Semiconductor devices of the kind mentioned in the opening paragraph are known from GB-A-2,054,959.

They are used *inter alia* in cathode-ray tubes, in which they replace the conventional thermionic cathode in which electron emission is produced by heating. Besides, they are used, for example, in apparatus for electron microscopy. In addition to the high energy consumption for heating, thermionic cathodes have the disadvantage that they are not immediately ready for use because they must be first heated up sufficiently before emission occurs. Moreover, in the long run the cathode material is lost due to evaporation so that these cathodes have a limited lifetime.

In order to avoid the heating source, which is troublesome in practice, and in order to also meet the other disadvantages, the use of a cold cathode has been aimed at.

The cold cathodes known from the aforementioned GB-A-2,054,959 are based on the emission of electrons from the semiconductor body when a pn-junction is operated in the reverse direction in such a manner that avalanche multiplication occurs. Certain electrons can then obtain such a quantity of kinetic energy as is necessary to exceed the electron work function: these electrons are then released at the surface and thus supply an electron current.

In this type of cathode, a maximum efficiency is aimed at, which can be obtained by a minimum work function for the electrons. This is achieved, for example, in that a layer of material reducing

the work function is applied to the surface of the cathode. Preferably, caesium is used for this purpose because this material causes a maximum reduction of the electron work function. The use of caesium also has a number of disadvantages, however. For example, caesium is very sensitive to the presence (in the environment of use of the cathode) of oxidizing gases (water vapour, oxygen). Moreover, caesium is rather volatile, which may be disadvantageous in those applications in which substrates or preparations are situated in the proximity of the cathode, as may be the case, for example, in electron lithography or electron microscopy. The evaporated caesium can then be deposited on the said objects.

The present invention has *inter alia* for its object to provide a semiconductor device of the kind mentioned in the opening paragraph, in which no material reducing the work function need be used so that the aforementioned problems do not arise.

Besides, it has *inter alia* for its object to provide cold cathodes of the said kind which, if the use of caesium or another material reducing the electron work function involves no or negligibly few problems, have a considerably higher efficiency than that cathodes known hitherto.

It is based on the recognition of the fact that this can be achieved in that the semiconductor body is given a particular geometry at the area at which the electron emission occurs.

A semiconductor device according to the invention is characterized in that the part of the semiconductor body comprising the part with the lower breakdown voltage has a projecting portion within said opening whose cross-section, parallel to the major surface with distance from said major surface decreases, and the acceleration electrode viewed in a direction perpendicular to the major surface leaves free the part of the pn-junction with the lower breakdown voltage while voltage control means are provided to limit the electric field strength at the end of the projection portion to a value of at most $2 \cdot 10^9$ V/m.

The electric field strength is restricted to at most $2 \cdot 10^9$ V/m. In the first place, dependent upon the thickness of the subjacent insulating material (for example silicon dioxide), such a field strength can be obtained that breakdown of this insulating material occurs. Besides, with very high field strengths (about $3 \cdot 10^9$ V/m), at the end of the projecting portion the emitter can act as a field emitter. The emission properties are then fully determined by the potential at the acceleration electrode so that the voltage across the reverse-biased pn-junction no longer influences these properties. Especially with the use of several cathodes, for example in a display arrangement and in electron lithography it is desirable to be able to switch them separately on and off. For this reason and in order to prevent the semiconductor device from being damaged, in practice the field strength is limited to $2 \cdot 10^9$ V/m.

In USP 3,581,151 a single electron-source is shown with several sub-cathodes having conical

or whiskerlike structures. This device is directed at field-emission; the sub-cathodes are controlled by common electrodes, so no separate switching is possible.

The projecting portion in a semiconductor device according to the invention may be, for example, conical or partly rounded off at the apex.

Thus, it is achieved that near the apex of the projecting portions very high electric fields occur in the operating condition. The resulting reduction of work function due to the Schottky effect is considerably larger than with planar semiconductor cathodes due to the form chosen.

On the one hand, the work function is thus reduced sufficiently so that at voltages permissible in connection with insulation (up to about 100 V at the conducting layer) the efficiency of, for example, a silicon cathode is so high that no material reducing the work function, such as, for example, caesium, need be used.

On the other hand, a material other than caesium can now be chosen for the material reducing the work function, which causes a smaller reduction of the work function, it is true, but is less volatile or less sensitive to chemical reactions with residual gases in the vacuum system, such as, for example, gallium or lanthanum.

Finally, in this manner semiconductor cathodes, more particularly silicon cathodes coated with caesium, can be obtained which have a very high efficiency. Such cathodes can be used if the presence of caesium is harmless for preparation or substrates present.

Cathodes according to the invention can be used, as described, in a camera tube, while various applications also exist for a display arrangement having a semiconductor cathode according to the invention. One of these applications, for example, is a display tube which has a fluorescent screen which is activated by the electron current originating from the semiconductor device.

The invention will now be described more fully with reference to a few embodiments and the drawing, in which:

Figure 1 shows diagrammatically a plan view of a semiconductor device according to the invention,

Figures 2 and 3 show diagrammatically cross-sections of the semiconductor device taken on the line II—II in Figure 1,

Figures 4 to 11 show diagrammatically in cross-section the semiconductor device shown in Figures 2 and 3 at successive stages of its manufacture,

Figure 12 shows a variation of the semiconductor device shown in Figure 8,

Figure 13 shows a variation of the semiconductor device shown in Figure 10,

Figure 14 shows diagrammatically in perspective view a part of a display arrangement, in which a semiconductor device according to the invention is used, while

Figure 15 shows diagrammatically such a display arrangement for display applications, and

Figure 16 shows diagrammatically such a display arrangement for use in electron lithography.

The Figures are schematic and not drawn to scale, while for the sake of clarity in the cross-sections especially the dimensions in the direction of thickness are greatly exaggerated. Semiconductor zones of the same conductivity type are generally cross-hatched in the same direction; in the Figures, corresponding parts are generally designated by the same reference numerals.

Figure 1 shows in plan view and Figures 2 and 3 show in cross-section taken on the line II—II in Figure 1 a semiconductor device for producing an electron beam. The device comprises for this purpose a semiconductor body 1, in this example of silicon. The semiconductor body has an *n*-type region 3 which adjoins a surface 2 of the semiconductor body and which forms with a *p*-type region 4 the pn-junction 5. By applying a voltage in the reverse direction across the pn-junction, electrons are generated by avalanche multiplication, which emanate from the semiconductor body. This is indicated by the arrow 6 in Fig. 2, 3.

The surface 2 is provided with an electrically insulating layer 7 of, for example, silicon oxide, in which in this example a circular opening 8 is provided. Further, an acceleration electrode 9, which is in this example of polycrystalline silicon, is provided on the insulating layer 7 at the edge of the opening 8.

The pn-junction 5 has in the projecting portion 10 within the opening 8 a lower breakdown voltage than the remaining part of the pn-junction. In this example, the local reduction of the breakdown voltage is obtained *inter alia* in that the depletion zone at the breakdown voltage is narrower than at other points of the pn-junction 5. The part of the pn-junction 5 with reduced breakdown voltage is separated from the surface 2 by the *n*-type layer 3. This layer has such a thickness and doping that at the breakdown voltage the depletion zone of the pn-junction 5 does not extend as far as the surface 2. As a result, a surface layer remains present, which ensures the condition of the non-emitted part of the avalanche current. The surface layer is sufficiently thin to allow a part of the electrons generated by avalanche multiplication to pass, which electrons emanate from the semiconductor body 1 and form the beam 6.

The part of reduced width of the depletion zone and hence the local reduction of the breakdown voltage of the pn-junction 5 are obtained in the present example by providing a more highly doped *p*-type region 12 within the opening 8, which region forms a pn-junction with the *n*-type region 3.

The semiconductor device is further provided with a connection electrode 13, which is connected through a contact hole 11 to the *n*-type contact zone 19, which is connected to the *n*-type zone 3. The *p*-type zone is contacted in this example on the lower side by means of the

metallization layer 15. This contacting preferably takes place *via* a highly doped *p*-type contact zone 16.

In the example of Figures 1 and 2, the donor concentration in the *n*-type region 3 at the surface is, for example, 10^{19} atoms/cm³, while the acceptor concentration in the *p*-type region 4 is considerably lower, for example 10^{15} atom/cm³. The more highly doped *p*-type region 12 within the opening 8 has an acceptor concentration at the area of the pn-junction of, for example, 10^{18} atoms/cm³. Thus, at the area of this region 12 the depletion zone of the pn-junction 5 has a reduced width, which results in a reduced breakdown voltage. As a result, the avalanche multiplication will occur first at this area.

According to the invention, the semiconductor body has within the opening 8 the projecting portion 10, which in the present example is substantially conical. Upon application of a voltage in the reverse direction across the pn-junction 5 in the device shown in Figures 1, 2 and 3, there is formed on both sides of this junction a depletion zone, that is to say a region in which substantially no mobile charge carriers are present. Outside this depletion zone, conduction is quite well possible so that substantially the whole voltage is applied across this depletion zone. The electric field associated therewith can now become so high that avalanche multiplication occurs. Electrons are then released, which are accelerated by the present field in such a manner that upon collision with silicon atoms they form electron-hole pairs. The electrons formed thereby are in turn accelerated again by the electric field and can form again electron-hole pairs. The energy of the electrons can be so high that the electrons have sufficient energy to emanate from the material. As a result, an electron beam is obtained, which is indicated in Figures 2, 3 diagrammatically by the arrow 6.

By means of the acceleration electrode 9, which is located on an insulating layer 7 at the edge of an opening 8, the released electrons can be accelerated in a direction substantially at right angles to the major surface 2 by giving the acceleration electrode 9 a positive potential. In general, this is an additional acceleration in this direction because such a semiconductor structure (cathode) in practice forms part of a device in which, as the case may be at a certain distance, a positive anode or another electrode, such as, for example, a control grid, is already present.

Due to the fact that according to the invention the semiconductor surface has within the opening 8 a very particular shape, especially if, as in this example, the conical part has a pointed tip, a very strong electric field can be produced near this tip by means of voltages at the electrode 9, which do not adversely affect the further operation of the cathode.

The strong electric field in fact gives rise to a potential reduction $\Delta\phi$ (the so-called Schottky effect), for which it holds that:

$$\Delta\phi = \sqrt{\frac{eE}{4\pi\epsilon_0}}$$

herein, e = the elementary charge of $1.6 \cdot 10^{-19}$ Coulomb

ϵ_0 = the dielectric constant of the vacuum $8.85 \cdot 10^{-12} \text{Fm}^{-1}$

E = the electric field in V/m.

With an electric field $1.6 \cdot 10^9$ V/m, the Schottky effect with silicon gives rise to a reduction of the work function of about 1.5 V (from 4.5 V to 3 V). This results in such an improvement in efficiency that such a cathode may be used, if required, without a layer 14 of material reducing the work function. Further, instead of the volatile caesium, other materials, such as barium, gallium or lanthanum, may now be used for the layer 14 reducing the work function, which yield a smaller reduction of the work function, it is true, but are less sensitive to the environmental conditions than caesium.

The said field strength is at the same time sufficiently low to avoid the occurrence of so-called field emission. With a field strength of about $3 \cdot 10^9$ V/m, the electric field is so strong that the electron emission is determined substantially entirely by the external electric field and the contribution of the avalanche multiplication is practically negligible. It is then no longer possible either to control the emission by switching the pn-junction on and off.

In certain cases, for example in a vacuum tube in which the cathode is mounted, a layer 14 of caesium reducing the work function can be used because this layer does not exert an unfavourable influence there.

The work function of a silicon cathode according to the invention is then reduced to, for example, a few tenths of a volt, which results in a very high efficiency for such a cathode.

The tip of the projecting portion 10 which in the present embodiment is substantially conical, may also be rounded off. In this case, the associated radius of curvature preferably has a value between 0.01 and 1 μm . This has the advantage that such cathodes can be manufactured in a more reproducible manner.

The device shown in Figures 1, 2 and 3 can be manufactured as follows (see Figures 4 to 11).

The starting material is a (100) oriented highly doped *p*-type substrate 16 on which a *p*-type $8 \mu\text{m}$ thick epitaxial layer 4 is grown epitaxially having an acceptor concentration of 10^{15} atoms/cm³. The assembly is then coated with a double layer consisting of a 30 nm thick layer of oxide 17 and an about 70 nm thick layer of nitride 18 (see Figure 4).

With the aid of a first photolacquer mask, the nitride 18 is patterned by etching, just like the subjacent oxide 17. With the use of the remaining parts of the double layer 17, 18 as a mask, phosphorus doping is carried out (for example by diffusion). As a result, highly doped *n*-type regions 19 are obtained which also serve to reduce the series resistance of the ultimate

cathode. After the *n*-type regions 19 have been formed, they are provided at their surface by means of thermal oxidation with an oxide layer 20 (Figure 5).

The assembly is then coated with a nitride layer 21 applied from the vapor phase (CVD techniques) and having a thickness of about 70 nm. A second photolacquer mask 22, which, if desired, may be provided on the nitride layer 21, protects, where necessary, the underlying surface from the following operations in order that at a later stage connection contacts or circuit elements can be realized here.

Subsequently, the nitride 18, 21 is etched over a thickness of about 80 nm by means of reactive ion etching or by means of plasma etching. The nitride 20 is then removed completely, while the nitride 18 is partly maintained. With the use of this nitride 18 as a mask, the subjacent oxide 20 is now removed by means of wet etching. Due to under-etching, also a part of the oxide 17 under the nitride 18 is then removed. (see Figure 7).

In the exposed silicon, depressions 25 are etched by means of preferential etching, for example in a bath on the basis of potassium hydroxide, down to a depth of about 3 μm . Due to the preferential etching and a suitable choice of the dimensions of the oxide-nitride double mask 17, 18, this treatment results in that projecting portions 10 are formed in the depressions 25 at the area of this double mask (see Figure 8).

Inter alia for the ultimate *n*-type region 3, an arsenic implantation is then carried out with such an energy that the arsenic ions penetrate through the nitride 18 and the oxide 17. As a result, the *n*-type region 23 is formed outside the regions 19, as indicated in Figure 9, while the series resistance is further reduced inside the regions 19 due to this implantation (broken line 29).

Subsequently, by means of deposition techniques at reduced pressure (LPCVD techniques), an oxide layer 26 having a thickness of about 1 μm and an about 1 μm thick layer 28 of polycrystalline silicon are successively applied. In the present case, these thicknesses are chosen so that the depressions 25 are completely filled by the oxide 26 and the polycrystalline silicon 28 (see Figure 10). In order to render the polycrystalline silicon conducting, it is doped, for example, with boron.

Subsequently, diluted positive photolacquer is applied on the whole device, which lacquer has such a viscosity that it spreads substantially uniformly over the device. This photolacquer is then developed without exposure and is then gradually dissolved. This process is continued until the polycrystalline silicon 28 is exposed. Due to the choice of the kind of lacquer and the thickness of the lacquer layer (the residual lacquer layer 29 is thicker than the removal layer 30), it can be achieved that first the polycrystalline silicon 28 above the nitride 18 is exposed. As soon this polycrystalline silicon 28 is exposed, it is etched, for example over a thickness of 1 μm . Since the residual photolacquer layer protects

from this etching treatment, the polycrystalline silicon 28 is removed and the oxide 26 is exposed only on the upper side. This exposed oxide 26 is then etched over such a distance that the projecting portions 10 are exposed for the major part or entirely. Due to the fact that then the residual parts of the nitride 18 are strongly underetched, they are detached from the semiconductor device and can then be removed by ultrasonic vibration. The residual oxide 26 constitutes the insulating layer 7, as shown in Figures 2 and 3.

With the use of the polycrystalline electrode 9 as a mask, the *p*-type region 12 is then provided in the tip of the projecting portion 10 by means of a boron implantation. Subsequently, the surface of the projecting portion 10 is *n*-doped through the same mask by means of an arsenic implantation, and the surface zone 3 is then accomplished (Figure 11).

Essentially, the semiconductor device according to the invention is now accomplished. If the etching treatment of the polycrystalline silicon 28 is continued for a longer time, this polycrystalline silicon obtains the profile shown in Figure 3.

Finally, the semiconductor device is further provided with connection conductors 13 and 15. For this purpose, the insulating layer 7, which comprises outside the area of the depression 25 the oxide layer 20 and the nitride layer 21, is provided with a contact hole 11 (see Figure 1), through which the connection conductor 13 contacts the *n*-type region 19. On the lower side, the semiconductor device is provided with a metallization 15.

As already described above, the electron-emitting surface may be further coated, if desired, with a layer 14 of material reducing the work function, for example barium or lanthanum, which are less volatile than caesium.

Thus, the device shown in Figures 1 to 3 is obtained. Besides the use of single cathodes, also a plurality of cathodes according to the invention may be integrated in an XY matrix, in which, for example, the *n*-type regions are driven by the X-lines and the insulated *p*-type regions are driven by the Y-lines. By means of an electronic control system, for example shift registers, whose contents determine, which of the X-lines and the Y-lines, respectively, are driven, a given pattern of cathodes can now be caused to emit, while, for example, *via* other registers in conjunction with digital-to-analogue converters the potential of the acceleration electrodes can be adjusted. Thus, planar display arrangements can be realized, in which a fluorescent screen is located in an evacuated space at a distance of a few millimetres from the semiconductor device, which screen is activated by the electron current originating from the semiconductor device.

Figure 14 shows diagrammatically in perspective view such a planar display arrangement, which comprises beside the semiconductor device 42 a fluorescent screen 43, which is activated by the electron current originating from the semiconductor device. The distance between the

semiconductor device and the fluorescent screen is, for example, 5 mm, while the space in which they are situated is evacuated. Between the semiconductor device 42 and the screen 43 there is applied a voltage of the order of 5 to 10 kV via the voltage source 44, which results in that such a high field strength is obtained between the screen and the device that the image of a cathode is of the same order of magnitude as this cathode.

Figure 15 shows diagrammatically such a display arrangement, in which the semiconductor device 42 is arranged in an evacuated space 45 at a distance of about 5 mm from the fluorescent screen 43, which forms part of the terminal wall 46 of this space. The device 42 is mounted on a holder 39, on which, if desired, other integrated circuits 47 for the electronic control system are provided; the space 45 is provided with lead-through members 40 for external connections.

Figure 16 shows diagrammatically a similar vacuum space 45. This space accommodates a system 50 (shown diagrammatically) of electron lenses. A silicon wafer 48 coated with a photoresist layer 49 is provided, for example, in the terminal wall 46. The patterns produced in the device 42 is displayed via the lens system 50, if required on a reduced scale, on the photoresist layer 49.

Consequently, with such an arrangement, patterns can be displayed on a photoresist layer. Thus, great advantages are obtained because now the conventional photomasks may be dispensed with and the desired patterns may be generated and, if required, corrected via the electronic control system in a simple manner.

It is a matter of course that the invention is not limited to the aforementioned examples. For example, especially when the cathode is incorporated in an integrated circuit, the *p*-type region 4 will not be connected to a connection conductor via a metallization layer on the lower side of the semiconductor body, but via a diffused *p*-type zone. Further, the *p*-type region need not necessarily be a(n) (epitaxial) layer having a uniform doping, but may also be a diffused zone.

Instead of silicon, another semiconductor material may also be chosen provided that similar geometries can be realized therein.

Further, various modifications are possible in the method of manufacturing. For example, Figure 12 shows a modification of the intermediate stage shown in Figure 8, in which due to slightly different dimensions of the depression 25 and a different extent of under-etching, the region 19 extends into the projecting portion 10. Figure 13 shows a modification of Figure 10, in which, due to the fact that the layers 26 and 28 have a smaller thickness, the cavity under the nitride 18 is not filled completely, as in Figure 10. Alternatively, during the reactive etching of the polycrystalline silicon 28, especially in the case of several cathodes in one semiconductor device, this polycrystalline silicon may be screened locally from the etchant.

Besides, such an etchant may be used that the

projecting portion 10 becomes faceted (pyramid-shaped). Also the projecting portion 10 may extend over a given length (strip-shaped) and is then rounded off, viewed in cross-section.

Claims

1. A semiconductor device for producing an electron beam, having at least one cathode comprising a semiconductor body which is provided at a major surface (2) with an electrically insulating layer (7) with at least an opening (8), in which device at least one acceleration electrode (9) is provided on the insulating layer at the edge of the opening (8) and the semiconductor body has a pn-junction (5) within said opening, which pn-junction (5) is located between an *n*-type surface region (3, 19) adjoining the surface (2) of the semiconductor body (1) within said opening (8) and a *p*-type region (4, 12), so that, when a voltage is applied in the reverse direction across the pn-junction (5), electrons are generated, which emanate from the semiconductor body, and which pn-junction has locally a lower breakdown voltage within said opening (8) than the remaining part of the pn-junction, the part with the lower breakdown voltage being separated from the surface (2) by an *n*-type surface layer (3) which is a part of the *n*-type region, having such a thickness and doping that at the breakdown voltage the depletion zone of the pn-junction does not extend as far as the surface (2), but remains separated therefrom by a surface layer, which is sufficiently thin to allow the generated electrons to pass, characterized in that the part of the semiconductor body comprising the part with the lower breakdown voltage has a projecting portion (10) within said opening (8), whose cross-section, parallel to the major surface (2) with distance from said major surface (2) decreases, and the acceleration electrode (9) viewed in a direction perpendicular to the major surface (2) leaves free the part of the pn-junction with the lower breakdown voltage while voltage control means are provided to limit the electric field strength at the end of the projection portion (10) to a value of at most $2 \cdot 10^9$ V/m.

2. A semiconductor device as claimed in Claim 1, characterized in that the projecting portion (10) is of conical or pyramidal shape.

3. A semiconductor device as claimed in Claim 1 or 2, characterized in that the projecting portion (10) is rounded off at least near its apex.

4. A semiconductor device as claimed in Claim 3, characterized in that the rounded apex has a radius of curvature between 0.01 and 1 μ m.

5. A semiconductor device as claimed in Claim 1, characterized in that the projecting portion (10) is strip-shaped near the major surface and in that, viewed in a cross-section at right angles to the longitudinal direction of the strip, the projecting portion is rounded off at least near its apex.

6. A semiconductor device as claimed in any one of the preceding Claims, at least the *n*-type surface layer (3) within the opening (8) in the

semiconductor device and the fluorescent screen is, for example, 5 mm, while the space in which they are situated is evacuated. Between the semiconductor device 42 and the screen 43 there is applied a voltage of the order of 5 to 10 kV via the voltage source 44, which results in that such a high field strength is obtained between the screen and the device that the image of a cathode is of the same order of magnitude as this cathode.

Figure 15 shows diagrammatically such a display arrangement, in which the semiconductor device 42 is arranged in an evacuated space 45 at a distance of about 5 mm from the fluorescent screen 43, which forms part of the terminal wall 46 of this space. The device 42 is mounted on a holder 39, on which, if desired, other integrated circuits 47 for the electronic control system are provided; the space 45 is provided with lead-through members 40 for external connections.

Figure 16 shows diagrammatically a similar vacuum space 45. This space accommodates a system 50 (shown diagrammatically) of electron lenses. A silicon wafer 48 coated with a photoresist layer 49 is provided, for example, in the terminal wall 46. The patterns produced in the device 42 is displayed via the lens system 50, if required on a reduced scale, on the photoresist layer 49.

Consequently, with such an arrangement, patterns can be displayed on a photoresist layer. Thus, great advantages are obtained because now the conventional photomasks may be dispensed with and the desired patterns may be generated and, if required, corrected via the electronic control system in a simple manner.

It is a matter of course that the invention is not limited to the aforementioned examples. For example, especially when the cathode is incorporated in an integrated circuit, the *p*-type region 4 will not be connected to a connection conductor via a metallization layer on the lower side of the semiconductor body, but via a diffused *p*-type zone. Further, the *p*-type region need not necessarily be a(n) (epitaxial) layer having a uniform doping, but may also be a diffused zone.

Instead of silicon, another semiconductor material may also be chosen provided that similar geometries can be realized therein.

Further, various modifications are possible in the method of manufacturing. For example, Figure 12 shows a modification of the intermediate stage shown in Figure 8, in which due to slightly different dimensions of the depression 25 and a different extent of under-etching, the region 19 extends into the projecting portion 10. Figure 13 shows a modification of Figure 10, in which, due to the fact that the layers 26 and 28 have a smaller thickness, the cavity under the nitride 18 is not filled completely, as in Figure 10. Alternatively, during the reactive etching of the polycrystalline silicon 28, especially in the case of several cathodes in one semiconductor device, this polycrystalline silicon may be screened locally from the etchant.

Besides, such an etchant may be used that the

projecting portion 10 becomes faceted (pyramid-shaped). Also the projecting portion 10 may extend over a given length (strip-shaped) and is then rounded off, viewed in cross-section.

Claims

1. A semiconductor device for producing an electron beam, having at least one cathode comprising a semiconductor body which is provided at a major surface (2) with an electrically insulating layer (7) with at least an opening (8), in which device at least one acceleration electrode (9) is provided on the insulating layer at the edge of the opening (8) and the semiconductor body has a pn-junction (5) within said opening, which pn-junction (5) is located between an *n*-type surface region (3, 19) adjoining the surface (2) of the semiconductor body (1) within said opening (8) and a *p*-type region (4, 12), so that, when a voltage is applied in the reverse direction across the pn-junction (5), electrons are generated, which emanate from the semiconductor body, and which pn-junction has locally a lower breakdown voltage within said opening (8) than the remaining part of the pn-junction, the part with the lower breakdown voltage being separated from the surface (2) by an *n*-type surface layer (3) which is a part of the *n*-type region, having such a thickness and doping that at the breakdown voltage the depletion zone of the pn-junction does not extend as far as the surface (2), but remains separated therefrom by a surface layer, which is sufficiently thin to allow the generated electrons to pass, characterized in that the part of the semiconductor body comprising the part with the lower breakdown voltage has a projecting portion (10) within said opening (8), whose cross-section, parallel to the major surface (2) with distance from said major surface (2) decreases, and the acceleration electrode (9) viewed in a direction perpendicular to the major surface (2) leaves free the part of the pn-junction with the lower breakdown voltage while voltage control means are provided to limit the electric field strength at the end of the projection portion (10) to a value of at most $2 \cdot 10^9$ V/m.

2. A semiconductor device as claimed in Claim 1, characterized in that the projecting portion (10) is of conical or pyramidal shape.

3. A semiconductor device as claimed in Claim 1 or 2, characterized in that the projecting portion (10) is rounded off at least near its apex.

4. A semiconductor device as claimed in Claim 3, characterized in that the rounded apex has a radius of curvature between 0.01 and 1 μ m.

5. A semiconductor device as claimed in Claim 1, characterized in that the projecting portion (10) is strip-shaped near the major surface and in that, viewed in a cross-section at right angles to the longitudinal direction of the strip, the projecting portion is rounded off at least near its apex.

6. A semiconductor device as claimed in any one of the preceding Claims, at least the *n*-type surface layer (3) within the opening (8) in the



insulating layer (7) is coated with a material (14) reducing the work function.

7. A camera tube provided with means for controlling an electron beam, which scans a charge image, characterized in that the electron beam is produced by a semiconductor device as claimed in any one of Claims 1 to 6.

8. A display arrangement provided with means for controlling an electron beam, which produces an image, characterized in that the electron beam is produced by means of a semiconductor device as claimed in any one of Claims 1 to 6.

9. A display arrangement as claimed in Claim 8, characterized in that this display arrangement comprises a fluorescent screen which is situated *in vacuo* at such a distance from the semiconductor device that, after applying a voltage in the order of 5—10 kV between the device and the screen, the image of the cathode on the screen is of the same order of magnitude as the cathode.

Patentansprüche

1. Halbleiteranordnung zum Erzeugen eines Elektronenstrahles mit mindestens einer Kathode mit einem Halbleiterkörper, der an einer Hauptoberfläche (2) mit einer elektrisch isolierenden Schicht (7) mit mindestens einer Öffnung (8) versehen ist, wobei auf der isolierenden Schicht an dem Rand der Öffnung (8) mindestens eine Beschleunigungselektrode (9) angeordnet ist und der Halbleiterkörper innerhalb der Öffnung einen PN-Übergang (5) aufweist, wobei der PN-Übergang (5) zwischen einem n-leitenden Oberflächengebiet (3, 19), das an der Oberfläche (2) des Halbleiterkörpers (1) innerhalb der genannten Öffnung (8) grenzt und einem p-leitenden Gebiet (4, 12) liegt, so dass, wenn dem PN-Übergang (5) eine Spannung in der Kehrrihtung zugeführt wird, Elektronen erzeugt werden, die von dem Halbleiterkörper ausströmen und wobei dieser PN-Übergang innerhalb der genannten Öffnung (8) örtlich eine niedrigere Durchbruchspannung aufweist als der übrige Teil des PN-Überganges, wobei der Teil mit der niedrigeren Durchbruchspannung durch eine n-leitende einen Teil des n-leitenden Gebietes bildende Oberflächenschicht (3) von der Oberfläche (2) getrennt ist und eine derartige Dicke und Dotierung aufweist, dass die Erschöpfungszone des PN-Überganges bei der Durchbruchspannung sich nicht bis an die Oberfläche (2) erstreckt, sondern davon getrennt ist durch eine Oberflächenschicht, die dünn genug ist, dass die erzeugten Elektronen hindurchgehen können, dadurch gekennzeichnet, dass derjenige Teil des Halbleiterkörpers mit dem Teil mit der niedrigeren Durchbruchspannung innerhalb der genannten Öffnung (8) einen herausragenden Teil (10) aufweist, dessen Querschnitt parallel zu der Hauptfläche (2) mit dem Abstand von der genannten Hauptfläche (2) abnimmt und die Beschleunigungselektrode (9) in einer Richtung senkrecht zu der Hauptfläche (2) gesehen den Teil des PN-Überganges mit der niedrigeren Durchbruchspannung frei lässt, während

Spannungssteuermittel vorgesehen sind zum Beschränken der elektrischen Feldstärke am Ende des herausragenden Teils (10) auf einen Wert von höchstens $2 \cdot 10^9$ V/m.

2. Halbleiteranordnung nach Anspruch 1, dadurch gekennzeichnet, dass der herausragende Teil (10) kegelförmig oder pyramidenförmig ist.

3. Halbleiteranordnung nach Anspruch 1 oder 2, dadurch gekennzeichnet, dass der herausragende Teil (10) mindestens in der Nähe des Endes abgerundet ist.

4. Halbleiteranordnung nach Anspruch 3, dadurch gekennzeichnet, dass das abgerundete Ende einen Krümmungsradius zwischen 0,01 und 1 μ m aufweist.

5. Halbleiteranordnung nach Anspruch 1, dadurch gekennzeichnet, dass der Herausragende Teil in der Nähe der Hauptoberfläche streifenförmig ist und in einem Schnitt senkrecht zu der Längsrichtung des Streifens gesehen der herausragende Teil mindestens in der Nähe des Endes abgerundet ist.

6. Halbleiteranordnung nach einem der vorstehenden Ansprüche, dadurch gekennzeichnet, dass wenigstens die n-leitende Oberflächenschicht (3) innerhalb der Öffnung (8) in der Isolierschicht (7) mit einem austrittspotentialverringernenden Material (14) bedeckt ist.

7. Aufnahmeröhre mit Mitteln zum Steuern eines Elektronenstrahles, der ein Ladungsbild abtastet, dadurch gekennzeichnet, dass der Elektronenstrahl von einer Halbleiteranordnung nach einem der Ansprüche 1 bis 6 erzeugt wird.

8. Wiedergabeanordnung mit Mitteln zum Steuern eines Elektronenstrahles, der eine Abbildung bewirkt, dadurch gekennzeichnet, dass der Elektronenstrahl mit Hilfe einer Halbleiteranordnung nach einem der Ansprüche 1 bis 6 erzeugt wird.

9. Wiedergabeanordnung nach Anspruch 8, dadurch gekennzeichnet, dass diese Wiedergabeanordnung einen Leuchtschirm aufweist, der sich im Vakuum in einem derartigen Abstand von der Halbleiteranordnung befindet, dass nachdem zwischen die Anordnung und den Schirm eine Spannung in der Größenordnung von 5—10 kV angelegt worden ist, das Bild der Kathode an dem Schirm derselben Größenordnung ist wie die Kathode.

Revendications

1. Dispositif semiconducteur pour la formation d'un faisceau d'électrons, muni d'au moins une cathode comprenant un corps semiconducteur dont une surface principale (2) est munie d'une couche électro-isolante (7) présentant au moins une ouverture (8), dispositif dans lequel au moins une électrode d'accélération (9) est disposée sur la couche isolante au bord de l'ouverture (8) et dont le corps semiconducteur présente une jonction pn (5) dans ladite ouverture, la jonction pn (5) étant située entre une région de surface de type n (3, 19) voisine de la surface (2) du corps semiconducteur (1) dans ladite ouverture (8) et une région



de type p (4, 12) de façon que lorsqu'une tension est appliquée dans la direction opposée aux extrémités de la jonction pn (5), des électrons soient engendrés et sortent du corps semiconducteur, ladite jonction pn présentant localement une tension de claquage plus basse dans ladite ouverture que le reste de la jonction pn , la partie à tension de claquage plus basse étant séparée de la surface (2) par une couche superficielle de type n (3), qui fait partie de la région de type n , présentant une épaisseur et un dopage tels qu'à la tension de claquage la zone de déplétion de la jonction pn ne s'étend pas jusqu'à la surface (2) mais en reste séparée par une couche superficielle qui est suffisamment mince pour permettre le passage des électrons engendrés, caractérisé en ce que la partie du corps semiconducteur comportant la partie à tension de claquage plus basse présente une partie en saillie (10) dans ladite ouverture (8), dont la section transversale diminue parallèlement à la surface principale (2) à une distance de ladite surface principale (2), et, vue dans une direction perpendiculaire à la surface principale (2), l'électrode d'accélération (9) laisse la partie de la jonction pn à tension de claquage plus basse libre, alors que des moyens de réglage de tension sont prévus pour limiter l'intensité du champ électrique à l'extrémité de la partie en saillie (10) à une valeur d'au maximum $2 \cdot 10^9$ V/m.

2. Dispositif semiconducteur selon la revendication 1, caractérisé en ce que la partie en saillie (10) présente une forme conique ou pyramidale.

3. Dispositif semiconducteur selon la revendication 1 ou 2, caractérisé en ce que la partie en saillie (10) est arrondie au moins près de son extrémité.

4. Dispositif semiconducteur selon la revendication 3, caractérisé en ce que l'extrémité arrondie présente un rayon de courbure comprise entre $0,01$ et $1 \mu m$.

5. Dispositif semiconducteur selon la revendication 1, caractérisé en ce que la partie en saillie (10) est en forme de bande près de la surface principale et, vue en section transversale perpendiculaire à la direction longitudinale de la bande, la partie en saillie est arrondie au moins près de son extrémité.

6. Dispositif semiconducteur selon l'une des revendications précédentes, caractérisé en ce qu'au moins la couche superficielle de type n (3) dans l'ouverture (8) dans la couche isolante (7) est revêtue de matériau (14) réducteur du travail de sortie.

7. Tube caméra muni de moyens pour le réglage d'un faisceau d'électrons balayant une image de charge, caractérisé en ce que le faisceau d'électrons est réalisé par un dispositif semiconducteur selon l'une des revendications 1 à 6.

8. Dispositif d'affichage muni de moyens pour le réglage d'un faisceau d'électrons et fournissant une image, caractérisé en ce que le faisceau d'électrons est réalisé à l'aide d'un dispositif semiconducteur selon l'une des revendications 1 à 6.

9. Dispositif d'affichage selon la revendication 8, caractérisé en ce que ce dispositif de reproduction comporte un écran luminescent qui est situé sous vide à une distance du dispositif semiconducteur telle qu'après application d'une tension de l'ordre de 5 à 10 kV entre le dispositif et l'écran, l'image de la cathode sur l'écran est de même ordre de grandeur que la cathode.



* C L M S *