Description

This invention relates to raster scan display systems, and in particular to such systems which employ plural storage devices for storage of data to be displayed.

Raster scan display devices may be divided into two general groups. The first of these groups is the character generator system in which a character set for display is held in a store and this store is accessed at locations each of which corresponds to one character in the set.

One example of such a system can be seen in U.S. Patent No. 3543244 (Cuccio). In this system, a display controller forms a part of a data communication system and controls the display of incoming data on a plurality of displays. Input data is stored in a memory and is read therefrom to generate addresses of a character generator. The character generator, under the control of a display timing circuit, produces individual character data in response to the addresses from the memory, and applies this data to a video distributor for display on one or more display devices.

In U.S. Patent No. 3614766 (Kievit), a character generator is accessed by a Y matrix counter and an X matrix counter to produce character data for display on a T.V. monitor. Prior to transmission to the monitor, the character data is mixed with colour data from a core memory to produce composite display signals.

U.S. Patent No. 4068225 (Lee) shows another character generator system in which character data for display is held in a memory in ASCII code form and read out to a character generator to produce display dot patterns. The generator output is applied to a video register in byte form and serially shifted therefrom in response to signals from a video dot counter.

U.S. Patent No. 4117469 (Levine) shows a display system coupled to a microprocessor. Here again coded character data from a memory drives a character generator to generate video display signals.

Lastly, in U.S. Patent No. 4309700 (Kraemer) video signals in a CRT display system are generated by addressing a character generator in the form of a read-only memory.

The character generator system has the great advantage that it is efficient in the use of memory space. Thus, for example, a character 'A' dot pattern is held in the character generator only once irrespective of the number of times it is used in a full screen of displayed characters. It is, therefore, of particular value for alphanumeric displays. It can also be employed for graphics displays by generating, as characters, portions of lines, straight or curved, to be displayed. Thus, a graphics picture can be built up by the use of successive line 'characters' which join together to provide the required graphic picture. However, this use is limited, especially for high resolution graphics displays, by the need to alter the character generator data frequently in order to accommodate the almost infinite number of curves and angled lines which can be generated and may be required.

In order to overcome this problem, the systems of the second general group were developed. These are the bit-mapped raster graphics systems. In these systems, a pattern of data corresponding to the pattern of dots to be displayed by the display device, is stored. All that is then required is sequential access of the store to read out the dot pattern for display. This system, though relatively expensive in terms of storage capacity requirements, has the advantages that any required dot pattern can be stored and either portions of the pattern or the complete pattern can be rapidly changed.

An example of a bit-mapped raster display system can be seen in an article entitled 'Computer Graphics in Colour' by P. B. Denes, which appeared in the Bell Laboratories Record, May 1974 at pages 139 through 146. This uses a memory storing the codes for successive points on the display device in successive memory locations. These codes each comprise three bits which define colour information.

U.S. Patent No. 4070710 (Sukonick) shows a system in which a bit mapped memory stores successive points for display. These points are, in fact, more than can be displayed at any one time, so, by selecting different, initial addresses in the memory, different displays can be obtained without altering the stored data. Thus, the displayed picture can be panned, both horizontally and vertically, or a split screen display, using data from different portions of the memory, can be created.

Lastly, U.S. Patent No. 4149152 (Russo) shows a bit mapped system which includes an auxiliary memory in addition to the bit mapped memory. The auxiliary memory, which is smaller than the bit mapped memory, stores data specifying dot colours of contiguous dot elements on the display.

The present invention provides a raster scan display system comprising a plurality of memory devices for storing display data, means coupling the memories to a raster scan video signal generator to produce video signals for a display device and means for collectively addressing the memories to select data for transfer to said generator, characterised in that control means are provided to control said addressing means selectively to operate either, in a first bit mapped mode, simultaneously to address corresponding locations in each of said memory devices for simultaneous data transfer from each memory device to said generator or, in a second character generation mode, to address locations in a first of said memory devices and to couple the data accessed therefrom to address lines of a second of said memory devices to transfer data therefrom to said raster scan video generator.

This is to be contrasted with that which is disclosed in "Computer Technology Review", Vol. 3, No. 1, January 1983, pages 171-179, Los Angeles, US; R. Bird: "Dedicated ICs improve

RECEIVED 14 DEC 1990

graphics controllers' cost effectiveness". This article discloses control of four memory planes, whereby three planes can be controlled in bit mapped mode by a first controller and a second independent controller handles an independent graphics or alphanumeric overlay plane. Although it is not entirely clear from the document in which mode this latter plane is working, it operates independently of the other memory planes and cannot introduce a character generation effect.

In an embodiment of the invention, disclosed hereinafter, there is provided a display system including a plurality of storage devices. These storage devices may either be addressed together to provide bit mapped data to a video generator, or one of the storage devices may be accessed to provide character representing addresses to a further storage device. The data derived from these addresses represents the character dot patterns to be displayed.

The present invention will be described further by way of example with reference to the said embodiment thereof as illustrated in the accompanying drawings, in which:-

Figure 1 is a block diagram of one form of display system according to the invention;

Figure 2 is a highly simplified block diagram of the Figure 1 display system when coupled in the character generation mode;

Figure 3 is a detailed block diagram of the colour generator in Figure 1;

Figure 4 is a detailed block diagram of the addressing system employed in the Figure 1 display system; and

Figure 5 is a block diagram of a latch/multiplexer system for coupling data from MAP 0 in Figure 1 to address MAP 2 in Figure 1.

In the CRT display system of Figure 1, data defining the images to be displayed on a CRT screen is stored in four memories MAP 0 through MAP 3. Typically, each of these memories has a capacity of 64K 8 bit bytes. The system is normally used in a bit-mapped raster display mode in which each bit stored in the memory corresponds to a particular picture element (pel) on the screen. Each memory contains data representing one colour component of the display. Data is written into or read from the stores at addresses defined by address units 3 and 4 over address lines 5 and 6. Address units 3 and 4 receive addresses from a C.P.U. and a CRT controller which are time multiplexed over CPU address bus 7. Logic circuits 10 and 11 couple a CPU data bus to data input/output busses 12, 13, 14 and 15 for the respective memories for the transfer of data bi-directionally between the memories and the CPU. It is noted that circuits 10 and 11 may be arranged to perform logic functions on the transferred data, though these operations will not be detailed further as they form no part of the present invention.

A control circuit 2 is responsive to control and timing signals from the CPU and CRT controller on bus 16 to develop control signals for the memories on a bus 17. The memories are of the dynamic random access type, and therefore require column address strobe (CAS) signals, provided on lines 18, row address strobe (RAS) signals, from lines 19 and write enable (WE) signals from lines 20. The control unit also controls refresh functions of the memories. Control unit also generates row scan signals, indicative of the different scan rows of a character line when the system is operating in the character generation mode, these will be described in more detail later. These row scan signals are passed by a bus 21 to an address circuit 22 which also receives the data output from MAP 0. As will be described later, address circuit 22 is employed to address MAP 2 in the character generation mode of operation of the system. The last element of Figure 1 is a colour signal generator 23, which is responsive to data from all of the memories on lines 12 through 15 to develop CRT drive signals on output lines 24 in the bit mapped mode, or to data from memories MAP 1 and MAP 2 to develop such drive signals in the character generation mode. Control signals from the CPU on the GRAPHICS input lines are effective to enable address unit 4 and to switch generator 23 to accept signals from all memories when the system is operating in the bit mapped mode. Similar control signals on the $\overline{\text{GRAPHICS}}$ input lines enable address circuit 22 and switch generator 23 to accept signals from only the inputs from MAP 1 and MAP 2 when the system operates in the character generation mode.

Before proceeding with a detailed description of the colour generator, a general idea of the operation of the system in the bit mapped and character generation modes will now be given.

In the bit mapped mode, each of the stores is initially filled with a bit map representing a single colour component of each pel to be displayed. The data is stored as 8 bit bytes, and is read out in sequence byte-by-byte, each of which represents eight consecutive pels. Corresponding locations of each of the bit map stores are read simultaneously, and the four bytes read out at each access are serialise to form four bit streams. Corresponding bits in each of these streams are applied as 4 bit addresses to colour palette table in colour generator 23. This comprises 16 registers, each 6 bits in length. For each combination of four bits in an address, one of the palette registers applies a six bit parallel output to a colour generator circuit. In response to these inputs, the colour generator develops a red, a green and a blue CRT drive signal. It is, of course, clear that instead of the red, green and blue drive signals, monochrome signals of different intensity, or colour difference signals, can be produced. However, this description, for convenience, will be restricted to the generation of red, green and blue signals for direct drive CRT monitors.

For more details of the colour palette system, reference may be made to the 'Denes' article 'Computer Graphics in Colour' mentioned above.

From this it will be noted that not only can the different registers in the colour palette be selected to provide different outputs, but also the content of each register can be updated when required. This is shown in our Figure 1 system by the connection of the CPU data bus 9 to the colour generator 23. With a 6 bit length, therefore, each register in the colour palette can be set for 64 different colour outputs.

Thus, in the bit mapped mode, each of the memories MAP 0 through MAP 3 is addressed together to provide a byte of data from which eight pel data groups are generated.

In the character generation mode, instead of storing bit maps representing the CRT screen image, a number of character map areas in a second of the memories each define the shape of a single character to be displayed. In addition, hexadecimal or binary representations of the characters to be selected for display in sequence are stored in a first of the memories. In operation, these each provide an address of the corresponding character map area, the content of which is read out to provide the CRT input data. In practice, a line of the binary characters is read from the first memory to provide, from the second memory, the data for the first scan line of a character, and then the binary characters are reread for the succeeding scan lines. This system is normally more economical in storage than the bit mapped system as characters will be repeated on a display, but the character map information for each character is only stored once. The character generation mode arrangement used in the present system is shown in highly simplified form in Figure 2. Note that MAP 3 is not used, and has, therefore, not been included in Figure 2. MAP 0 and MAP 1 are addressed together from address unit 3 over bus 5. MAP 2 is now addressed, over bus 6, by the data output of MAP 0 together with a row scan output from control unit 3 over lines 21.

These outputs are combined in address unit 22 to provide the MAP 2 addresses. What happens is that when MAP 0 and MAP 1 are accessed, an 8-bit byte from MAP 1 is applied to a latch/multiplexer in colour generator 23. The MAP 0 data (representing a single character) is combined with the row scan data to address MAP 2. The MAP 2 output data is Serialised and used to switch the latch/multiplexer to provide either the upper or the lower four bits of the byte from MAP 1 to address the colour palette register once for each bit of the MAP 2 byte. This process, of course continues for each character in a line of characters and each C.R.T. row scan in this line. Thus, MAP 2 defines the character shape and MAP 1 defines the two possible colours for each character and its background.

Figure 3 is a detailed block diagram of colour generator 23 (Figure 1) showing the controls for its operation in both the bit mapped and character generation modes. It includes four shift registers coupled to receive data bytes from memories MAP 0 through MAP 3 over the busses 12 through 15. In the bit mapped mode, the GRAPHICS line is raised, thereby enabling AND gates 64 through 67. Accordingly, when the shift registers are stepped by dot clock pulses, whose timing corresponds with the dot timing of the display scan, the four bytes received simultaneously from the memories are serialised to form four bit streams. These bit streams together provide the four bit addresses for the colour palette register system 69. In response to these addresses, the six bit outputs from the registers are applied to a colour signal generator circuit 70 which provides the successive pel data for the CRT on output line 24. Note that in the bit mapped mode, a latch/multiplexer 68 remains disabled due to the absence of a $\overline{\text{GRAPHICS}}$ signal. In the character generation mode, all of the AND gates 64 through 67 are disabled, as no GRAPHICS signal is applied. Accordingly, none of the shift register outputs is applied to the colour palette system. Latch/multiplexer 68 is now enabled by a $\overline{\text{GRAPHICS}}$ signal. The first thing that then happens is that the data from MAP 1 is entered in parallel into latch/multiplexer 68. At this time, of course, MAP 2 is being addressed by the data output of MAP 0. The MAP 2 data is serialised in shift register 62 and then applied as serial control bits to multiplexer 68 at the CRT dot clock rate. These signals switch the multiplexer to deliver either the upper or the lower four bits of the byte therein to address colour palette register system 69. In other words, each '1' bit from the shift register generates one of two addresses, and each '0' bit the other of these addresses.

Figure 4 is a more detailed diagram of the addressing arrangement for the storage maps. For convenience, only MAP 0 through MAP 2 are shown. As shown in this figure, each map is a dynamic random access memory. As is normal for such memories, each has a data in/data out input (D IN/OUT) comprising an 8 bit connector, a write enable (WE) input, a row address strobe (RAS) input, a column address strobe (CAS) input, and an 8 bit address input (A). Each map is accessed by a 16 bit address supplied to input A as two consecutive 8 bit bytes. The first is applied in correspondence with a RAS input and is latched in the memory and the second is applied with a CAS input to complete the address. The RAS and CAS signals are developed by a timing and control system 2 and directed to the memories over lines 31 through 34. The addresses for MAP 0 and MAP 1 are generated by an address unit 3, 4 in response to CPU or CRT controller input address signals on bus 7 and sent to these maps over bus 5. In the bit mapped mode, the addresses for MAP 2 are fed from address unit 3, 4 along a bus 6. In the character generation mode, the row scan signals are passed from control unit 2 along bus 21 to the latch/multiplexer 22, where they are combined with the data output from MAP 0 prior to addressing MAP 2. As mentioned above, latch/multiplexer 22 is used when the system operates in the character generation mode, and is enabled by a $\overline{\text{GRAPHICS}}$ input (low) from the CPU on line 40. When the bit-

mapped raster display mode is in operation, the addresses on lines 5 and 6 are identical.

Data is written to or read from the memories on busses 12 through 14. These busses are coupled through logic circuits 10, 11 for data transfer between the CPU and the memories. These busses are also coupled to respective busses 45 through 47, which are coupled to the serialisers 60 through 62 of Figure 3 to generate the CRT drive signals through the colour palette register. Bus 45 also provides the MAP 0 input to latch/multiplexer 22. The memory reading and writing functions are determined by signals applied to the WE inputs from a read/write input line 48.

Figure 5 shows details of the latch/multiplexer system 22 shown in Figures 1 and 4. This system comprises two latches 50 and 51, each of which has eight data inputs, an enable input, a clock input and eight data outputs. Latch 50 receives, as its inputs, five row scan inputs RS0 through RS4 and two address inputs from MAP 0, MOD 0 and MOD 1. Latch 51 receives the remaining address inputs, MOD 2 through MOD 7, from MAP 0. In latch 50 the remaining data input is grounded and in latch 51 the remaining two data inputs are grounded as shown. Thus, as has been indicated above, particularly with reference to Figure 2, this circuit is responsive to thirteen-bit inputs which are clocked into the latches by CLOCK inputs. The respective latches 50 and 51 are responsive to enabling inputs on lines 52 and 53 to read out data therein. These lines are activated by a logic circuit comprising an inverter 54 and three AND circuits 55, 56 and 57. These logic circuits are responsive to a GRAPHICS input, a CRT/$\overline{\text{CPU}}$ input, a MUX and $\overline{\text{MUX}}$ input, all of which are developed by control circuit 2 (Figure 1). The GRAPHICS line is raised when the system is operating in the bit mapped raster scan mode and lowered when the system is in the character generator mode. The CRT/$\overline{\text{CPU}}$ line is high when the maps are passing data to the CRT and low when they are communicating with the CPU. The MUX and $\overline{\text{MUX}}$ alternate between high and low to time the sequence of enabling latches 50 and 51 to provide the sequential eight-bit output addresses, on output lines 58, to MAP 2. Thus, when the display system is in the character generator mode (GRAPHICS input low), and is supplying signals to the CRT (CRT/$\overline{\text{CPU}}$) line, AND gate 55 supplies a high output. Then, in response to a MUX input, AND gate 57 applies a signal to line 52 to enable latch 50 to apply the first eight-bit byte to MAP 2. The second portion of the sixteen bit address for this map then follows when input $\overline{\text{MUX}}$ goes high.

In operation, for a line of characters to be displayed on the CRT, the address of the first character position is applied to MAP 0 which responds with MOD 0 through MOD 7 outputs which are then offset into MAP 2 for the character to be displayed. For the first scan line, all of the row scan inputs RS0 through RS4 are low. Latches 50 and 51 are read out in turn by signals on lines 52 and 53 to address, and thereby record, a byte location from MAP 2 corresponding to the top scan line of the selected character. Thereafter the position addresses for the remaining characters in the row are applied in turn to MAP 0. This responds with the MOD 0 through MOD 7 offset into MAP 2 as inputs of latches 50 and 51 with the RS0 through RS4 inputs remaining as above. Thus, the data for the top line in the row of characters is read out during the first scan line of the CRT. This operation is then repeated for the second scan line, except that line RSO is raised with RS1 through RS4 low. For the third scan line, line RS1 is raised, and so on until, assuming a character set with 8 × 12 dots per character, the final line is scanned with the RS3, RS1 and RS0 lines raised. This operation is then repeated for each succeeding row of characters to be displayed with, of course, a new set of position addresses to MAP 0 which responds with new offset addresses on lines MOD 0 through MOD 7 for each new character row.

The RS0 through RS4 inputs can, of course be provided from a binary counter arranged to be incremented at the CRT line flyback time to a predetermined number, and then reset to zero. Though in the above operation, a count of eleven (plus zero) was described, it is clear that with five RS lines into latch 50, up to 32 line scans per character row may be employed. Additionally, the row dots in a character scan line may comprise more than the eight. For example, by using two output bytes from MAP 2 for each character and making full use of the RS0 through RS4 lines, 16 × 32 dot characters can be displayed. It is also clear that, by the use of one or more of the inputs to latches 50 and 51 which are grounded in Figure 4, to receive RS inputs, these inputs could be increased to eight to display characters covering up to 256 scan lines each. Alternatively, more characters could be provided by the use of all the MOD lines from MAP 0, for instance if this map were 16 bits wide.

In summary what has been described is a system for producing a display on a raster scanning display device. The system employs plural stores which, in one mode, are accessed simultaneously to produce CRT drive signals from bit maps in the stores. In a second mode data from one store is employed to address a further of the stores which contains character information, and this information is employed to produce the CRT drive signals.

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various other changes in form and detail may be made without departing from the scope of the appended claims.

Claims

1. A raster scan display system comprising a plurality of memory devices (MAP 0 to MAP 4) for storing display data, means coupling the memories to a raster scan video signal generator

mapped raster display mode is in operation, the addresses on lines 5 and 6 are identical.

Data is written to or read from the memories on busses 12 through 14. These busses are coupled through logic circuits 10, 11 for data transfer between the CPU and the memories. These busses are also coupled to respective busses 45 through 47, which are coupled to the serialisers 60 through 62 of Figure 3 to generate the CRT drive signals through the colour palette register. Bus 45 also provides the MAP 0 input to latch/multiplexer 22. The memory reading and writing functions are determined by signals applied to the WE inputs from a read/write input line 48.

Figure 5 shows details of the latch/multiplexer system 22 shown in Figures 1 and 4. This system comprises two latches 50 and 51, each of which has eight data inputs, an enable input, a clock input and eight data outputs. Latch 50 receives, as its inputs, five row scan inputs RS0 through RS4 and two address inputs from MAP 0, MOD 0 and MOD 1. Latch 51 receives the remaining address inputs, MOD 2 through MOD 7, from MAP 0. In latch 50 the remaining data input is grounded and in latch 51 the remaining two data inputs are grounded as shown. Thus, as has been indicated above, particularly with reference to Figure 2, this circuit is responsive to thirteen-bit inputs which are clocked into the latches by CLOCK inputs. The respective latches 50 and 51 are responsive to enabling inputs on lines 52 and 53 to read out data therein. These lines are activated by a logic circuit comprising an inverter 54 and three AND circuits 55, 56 and 57. These logic circuits are responsive to a GRAPHICS input, a CRT/$\overline{\text{CPU}}$ input, a MUX and $\overline{\text{MUX}}$ input, all of which are developed by control circuit 2 (Figure 1). The GRAPHICS line is raised when the system is operating in the bit mapped raster scan mode and lowered when the system is in the character generator mode. The CRT/$\overline{\text{CPU}}$ line is high when the maps are passing data to the CRT and low when they are communicating with the CPU. The MUX and $\overline{\text{MUX}}$ alternate between high and low to time the sequence of enabling latches 50 and 51 to provide the sequential eight-bit output addresses, on output lines 58, to MAP 2. Thus, when the display system is in the character generator mode (GRAPHICS input low), and is supplying signals to the CRT (CRT/$\overline{\text{CPU}}$) line, AND gate 55 supplies a high output. Then, in response to a MUX input, AND gate 57 applies a signal to line 52 to enable latch 50 to apply the first eight-bit byte to MAP 2. The second portion of the sixteen bit address for this map then follows when input $\overline{\text{MUX}}$ goes high.

In operation, for a line of characters to be displayed on the CRT, the address of the first character position is applied to MAP 0 which responds with MOD 0 through MOD 7 outputs which are then offset into MAP 2 for the character to be displayed. For the first scan line, all of the row scan inputs RS0 through RS4 are low. Latches 50 and 51 are read out in turn by signals on lines 52 and 53 to address, and thereby record, a byte location from MAP 2 corresponding to the top scan line of the selected character. Thereafter the position addresses for the remaining characters in the row are applied in turn to MAP 0. This responds with the MOD 0 through MOD 7 offset into MAP 2 as inputs of latches 50 and 51 with the RS0 through RS4 inputs remaining as above. Thus, the data for the top line in the row of characters is read out during the first scan line of the CRT. This operation is then repeated for the second scan line, except that line RSO is raised with RS1 through RS4 low. For the third scan line, line RS1 is raised, and so on until, assuming a character set with 8 × 12 dots per character, the final line is scanned with the RS3, RS1 and RS0 lines raised. This operation is then repeated for each succeeding row of characters to be displayed with, of course, a new set of position addresses to MAP 0 which responds with new offset addresses on lines MOD 0 through MOD 7 for each new character row.

The RS0 through RS4 inputs can, of course be provided from a binary counter arranged to be incremented at the CRT line flyback time to a predetermined number, and then reset to zero. Though in the above operation, a count of eleven (plus zero) was described, it is clear that with five RS lines into latch 50, up to 32 line scans per character row may be employed. Additionally, the row dots in a character scan line may comprise more than the eight. For example, by using two output bytes from MAP 2 for each character and making full use of the RS0 through RS4 lines, 16 × 32 dot characters can be displayed. It is also clear that, by the use of one or more of the inputs to latches 50 and 51 which are grounded in Figure 4, to receive RS inputs, these inputs could be increased to eight to display characters covering up to 256 scan lines each. Alternatively, more characters could be provided by the use of all the MOD lines from MAP 0, for instance if this map were 16 bits wide.

In summary what has been described is a system for producing a display on a raster scanning display device. The system employs plural stores which, in one mode, are accessed simultaneously to produce CRT drive signals from bit maps in the stores. In a second mode data from one store is employed to address a further of the stores which contains character information, and this information is employed to produce the CRT drive signals.

While the invention has been particularly shown and described with reference to a preferred embodiment, it will be understood by those skilled in the art that various other changes in form and detail may be made without departing from the scope of the appended claims.

Claims

1. A raster scan display system comprising a plurality of memory devices (MAP 0 to MAP 2) for storing display data, means coupling the memories to a raster scan video signal generator

* C L M S *

(23) to produce video signals for a display device and means (2, 3, 4, 22) for collectively addressing the memories to select data for transfer to said generator, characterised in that control means (2) are provided to control said addressing means selectively to operate either, in a first bit mapped mode, simultaneously to address corresponding locations in each of said memory devices for simultaneous data transfer from each memory device to said generator or, in a second character generation mode, to address locations in a first of said memory devices and to couple the data accessed therefrom to address lines of a second of said memory devices to transfer data therefrom to said raster scan video generator.

2. A raster scan display system as claimed in claim 1 in which in said second mode the first memory device (MAP 0) has stored therein coded representations of characters to be displayed, the second memory device (MAP 2) has stored therein display dot patterns of said characters, and the addressing means includes means (22) responsive to a signal indicating said second mode to combine the data output of the first memory device with raster line count data to develop addresses for said second memory device.

3. A raster scan display system as claimed in claim 2 including a third memory device (MAP 1), said addressing means being operable, when in said second mode, simultaneously to address corresponding locations in said first and third memory devices, said third memory device having stored therein data for combination with the dot data from the second memory for transfer to said generator.

4. A raster scan display system as claimed in claim 1 in which said video signal generator includes a colour palette register system (69) comprising a plurality of registers individually selectable by said data from the memory devices to produce colour defining signals from which the video signals are derived, said registers being selectable by data from all the memory devices when said addressing system is operable in said first mode, or by data from said second and a third of said memory devices when said addressing system is in said second mode, said first and third memory devices being addressable by said addressing means simultaneously, to access corresponding locations therein, in both said first and second modes.

5. A raster scan display system as claimed in claim 4 in which data is read from the memory devices in parallel fashion and including a plurality of serialisers (60, 61, 62, 63) each coupled to an associated one of the memory devices to serialise data therefrom, whereby, in said first mode, corresponding associated bits from the serialisers together select said registers.

6. A raster scan display system as claimed in claim 5 including a latch/multiplexer system (68) coupled to receive data in parallel fashion from the third memory device and multiplex control data from the serialiser coupled to the second memory device, said latch/multiplexer system being enabled, in said second mode, to select one or the other half of the data received from the third memory device to address said registers in accordance with the values of successive dot data elements from the serialiser coupled to the second memory device.

7. A raster scan display system as claimed in claim 3, including a latch/multiplexer system (68) coupled to receive data from the third memory device in parallel fashion, a serialiser (62) coupled to serialise data from the second memory device to deliver said dot data to the multiplexer to select one or the other half of the data retained therein for transfer to said generator in accordance with the value of each serial dot data element.

Patentansprüche

1. Rasterabtast-Displaysystem, enthaltend eine Vielzahl von Speichervorrichtungen (MAP0 bis MAP4) zum Speichern von Displaydaten, Mittel zur Kopplung der Speicher an einen Rasterabtast-Videosignalgenerator (23) zur Erzeugung von Videosignalen für eine Displayvorrichtung und Mittel (2, 3, 4, 22) zur kollektiven Adressierung der Speicher zur Auswahl von Daten für die Übertragung an den genannten Generator, dadurch gekennzeichnet, dass Steuermittel (2) bereitgestellt sind zur Steuerung der genannten Adressierungsmittel wahlweise, um wirksam zu werden entweder auf eine erste Digitalmusterspeicherart, um gleichzeitig entsprechende Speicherzellen jeder der genannten Speichervorrichtungen zu adressieren für gleichzeitige Datenübertragung von jeder Speichervorrichtung an den genannten Generator oder, auf eine zweite Zeichnerzeugungsart, um Speicherzellen in einer ersten der genannten Speichervorrichtungen zu adressieren und die daraus zugänglich gewordenen Daten an Adresszeilen einer zweiten der genannten Speichervorrichtungen zu koppeln, um Daten daraus an den genannten Rasterabtast-Videogenerator zu übertragen.

2. Rasterabtast-Displaysystem nach Anspruch 1, in welchem in der genannten zweiten Art die erste Speichervorrichtung (MAP0) darin kodierte Darstellungen von anzuzeigenden Zeichen gespeichert hat, die zweite Speichervorrichtung (MAP2) darin Display-Punktmuster der genannten Zeichen gespeichert hat, und die Adressierungsmittel Mittel (22) enthalten, welche auf ein Signal ansprechen, das die genannte zweite Art zur Verknüpfung des Datenausgangs der ersten Speichervorrichtung mit Rasterzeilen-Zähldaten zur Entwicklung von Adressen für die genannte zweite Speichervorrichtung angibt.

3. Rasterabtast-Displaysystem nach Anspruch 2, enthaltend eine dritte Speichervorrichtung (MAP1), wobei die genannten Adressierungsmittel betriebsfähig sind, wenn in der genannten zweiten Art zur gleichzeitigen Adressierung entsprechender Speicherzellen in den genannten ersten und dritten Speichervorrichtungen, die genannte dritte Speichervorrichtung darin Daten

zur Verknüpfung mit den Punktdaten aus dem zweiten Speicher zur Übertragung an den genannten Generator gespeichert hat.

4. Rasterabtast-Displaysystem nach Anspruch 1, in welchem der genannte Videosignalgenerator ein Farbenpaletten-Registersystem (69) beinhaltet, welches eine Vielzahl von Registern enthält, welche einzeln wählbar sind durch die genannten Daten aus den Speichervorrichtungen zur Erzeugung von Farbbestimmungssignalen, aus welchen die Videosignale abgeleitet sind, wobei die genannten Register wählbar sind durch Daten aus allen Speichervorrichtungen, wenn das genannte Adressierungssystem betriebsfähig ist in der genannten ersten Art, oder durch Daten aus der genannten zweiten und einer dritten der genannten Speichervorrichtungen, wenn das genannte Adressierungssystem sich in der genannten zweiten Betriebsart befindet, wobei die genannten ersten und dritten Speichervorrichtungen adressierbar sind durch die genannten Adressierungsmittel gleichzeitig, um auf die darin befindlichen Speicherzellen sowohl in der ersten als auch in der zeiten Betriebsart zuzugreifen.

5. Rasterabtast-Displaysystem nach Anspruch 4, in welchem die Daten von den Speichervorrichtungen im Parallelbetrieb gelesen werden und welches eine Vielzahl von Parallel-Serienumsetzern (60, 61, 62, 63) beinhaltet, welche jeweils an eine zugeordnete Speichervorrichtung gekoppelt sind, um daraus die Daten in bitserielle Form zubringen, wodurch in der genannten ersten Betriebsart entsprechende zugeordnete Bits von den Parallel-Serienumsetzern zusammen die genannten Register auswählen.

6. Rasterabtast-Displaysystem nach Anspruch 5, enthaltend ein Verriegelungs-/Multiplexersystem (68), das gekoppelt ist, um Daten im Parallelbetrieb aus der dritten Speichervorrichtung und Multiplexsteuerdaten aus dem Parallel-Serien-Umsetzer zu empfangen, der an die zweite Speichervorrichtung gekoppelt ist, wobei das genannte Verriegelungs-/Multiplexersystem freigegeben wird, um in der genannten zweiten Art die eine oder die andere Hälfte der aus der dritten Speichervorrichtung empfangenen Daten zu wählen, und die genannten Register in Übereinstimmung mit den Werten der aufeinanderfolgenden Punktdatenelemente aus dem an die zweite Speichervorrichtung gekoppelten Parallel-Serien-Umsetzer zu adressieren.

7. Rasterabtast-Displaysystem nach Anspruch 3, enthaltend ein Verriegelungs-/Multiplexersystem (68), das gekoppelt ist, um Daten im Parallelbetrieb aus der dritten Speichervorrichtung zu empfangen, einen Parallel-Serien-Umsetzer (62), der gekoppelt ist, um Daten aus der zweiten Speichervorrichtung in bitserielle Form zu bringen und die genannten Punktdaten dem Multiplexer zu liefern, zur Auswahl der einen oder der anderen Hälfte der Daten, die darin beibehalten sind, zur Ubertragung an den genannten Generator in Übereinstimmung mit dem Wert von jedem seriellen Punktdatenelement.

Revendications

1. Système d'affichage à balayage de trame comportant une pluralité de dispositifs de mémoire (MAP0 à MAP4) servant à mémoriser des données d'affichage, des moyens pour accoupler les mémoires à un générateur (23) de signaux vidéo de balayage de trame pour produire des signaux vidéo pour un dispositif d'affichage, et des moyens (2, 3, 4, 22) servant à adresser collectivement les mémoires pour sélectionner des données en vue de leur transfert audit générateur, caractérisé en ce qu'il est prévu des moyens de commande (2) servant à commander lesdits moyens d'adressage de manière à les faire fonctionner de façon sélective soit dans un premier mode qui est le mode point, pour adresser simultanément des emplacements correspondants dans chacun desdits dispositifs de mémoire afin de transférer simultanément des données depuis chaque dispositif de mémoire audit générateur, soit dans un second mode qui est le mode de production de caractères, pour adresser des emplacements situés dans un premier desdits dispositifs de mémoire et accoupler les données, auxquelles l'accès est réalisé à partir desdits emplacements, pour adresser des lignes d'un second desdits dispositifs de mémoire de manière à transférer des données depuis ce dispositif audit générateur de signaux vidéo de balayage de trame.

2. Système d'affichage à balayage de trame selon la revendication 1, dans lequel, dans ledit second mode, des représentations codées de caractères devant être affichés sont mémorisées dans le premier dispositif de mémoire (MAP0), des ensembles de points d'affichage desdits caractères sont mémorisés dans le second dispositif de mémoire (MAP2), et les moyens d'adressage incluent des moyens (22) sensibles à un signal indiquant ledit second mode de manière à combiner la sortie des données du premier dispositif de mémoire aux données du nombre compté de lignes de trame pour développer des adresses pour ledit second dispositif de mémoire.

3. Système d'affichage à balayage de trame selon la revendication 2, incluant un troisième dispositif de mémoire (MAP1), lesdits moyens d'adressage pouvant agir, lorsqu'ils sont dans ledit second mode, pour adresser simultanément des emplacements correspondants situés dans lesdits premier et troisième dispositifs de mémoire, des données destinées à être combinées avec les données de points provenant de la seconde mémoire en vue de leur transfert audit générateur étant mémorisées dans ledit troisième dispositif de mémoire.

4. Système d'affichage à balayage de trame selon la revendication 1, dans lequel ledit générateur de signaux vidéo inclut un système (69) à registres de gammes de couleurs, comprenant une pluralité de registres pouvant être sélectionnés individuellement par lesdites données provenant des dispositifs de mémoire de manière à produire des signaux définissant des couleurs,

RECEIVED 2 DEC 1988

d'où sont dérivés les signaux vidéo, lesdits registres pouvant être sélectionnés par des données provenant de l'ensemble des dispositifs de mémoire, lorsque ledit système d'adressage peut fonctionner dans ledit premier mode, ou bien par des données provenant dudit second dispositif de mémoire et d'un troisième desdits dispositifs de mémoire, lorsque ledit système d'adressage fonctionne dans ledit second mode, lesdits premier et troisième dispositifs de mémoire étant adressables simultanément par lesdits moyens d'adressage, pour l'accès à des emplacements correspondants dans ces dispositifs, à la fois dans lesdits premier et second modes.

5. Système d'affichage à balayage de trame selon la revendication 4, dans lequel des données sont lues en parallèle à partir des dispositifs de mémoire, et qui comporte une pluralité de dispositifs de sérialisation (60, 61, 62, 63), accouplés chacun à un dispositif associé faisant partie des dispositifs de mémoire pour sérialiser des données provenant de ces dispositifs, ce qui a pour effet que, dans ledit premier mode, des bits associés correspondants délivrés par les dispositifs de sérialisation sélectionnent conjointement lesdits registres.

6. Système d'affichage à balayage de trame selon la revendication 5, incluant un système (68) à bascule bistable/multiplexeur accouplé de manière à recevoir des données en parallèle à partir du troisième dispositif de mémoire et des données de commande de multiplexage provenant du dispositif de sérialisation accouplé au second dispositif de mémoire, ledit système à bascule bistable/multiplexeur étant validé, dans ledit second mode, pour sélectionner l'une ou l'autre moitié des données reçues en provenance du troisième dispositif de mémoire de manière à adresser lesdits registres conformément aux valeurs d'éléments de données de points successifs provenant du dispositif de sérialisation accouplé au second dispositif de mémoire.

7. Dispositif d'affichage à balayage de trame selon la revendication 3, incluant un système (68) à bascule bistable/multiplexeur accouplé de manière à recevoir en parallèle des données provenant du troisième dispositif de mémoire, un dispositif de sérialisation (62) accouplé pour sérialiser des données provenant du second dispositif de mémoire de manière à délivrer lesdites données de points au multiplexeur afin de sélectionner l'une ou l'autre des moitiés des données retenues dans ce multiplexeur pour leur transfert audit générateur en fonction de la valeur de chaque élément de données de points en série.

RECEIVED
21 DEC 1990