



PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H01L 3/00		A1	(11) International Publication Number: WO 97/31386
			(43) International Publication Date: 28 August 1997 (28.08.97)
(21) International Application Number: PCT/US97/00850			(81) Designated States: CA, JP, <u>SG</u> , European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE). Published <i>With international search report.</i>
(22) International Filing Date: 15 January 1997 (15.01.97)			
(30) Priority Data: 08/604,499 20 February 1996 (20.02.96) US			
(71) Applicant: IOMEGA CORPORATION [US/US]; 1821 West 4000 South, Roy, UT 84067 (US).			
(72) Inventors: JOLLEY, David, Lee; 696 East 1475 South, Kaysville, UT 84037 (US). BAKER, William, Paul; 1792 Lincoln Lane, Salt Lake City, UT 84067 (US). JOHNSON, Rick, L.; 5233 S. Ridgedale Drive, Ogden, UT 84403 (US). NEWMAN, Jon; 1337 North Deerfield Drive, Centerville, UT 84014 (US).			
(74) Agents: KURTZ, Richard, E. et al.; Woodcock Washburn Kurtz Mackiewicz & Norris, 46th floor, One Liberty Place, Philadelphia, PA 19103 (US).			

(54) Title: **MULTIPLE INTERFACE INPUT/OUTPUT PORT FOR A PERIPHERAL DEVICE**

(57) Abstract

A multiple interface input/output port (11) allows communications between an interface bus (14) of a peripheral device (10) and any one of a plurality of different types of interface buses (18) that may be provided in a host computer (16). An interface bus detection circuit (22) detects which type of interface bus (18) the peripheral device (10) is connected to on the host computer (16), and communications are then routed through an appropriate interface adapter (26) that enables communication between the interface buses (18) of the peripheral device (10) and host computer (16). The interface bus detection circuit (22) compares signal levels on selected ones of the lines (45) of the interface bus (14) of the host computer (16) to a reference potential to determine which of the selected lines (45) are grounded. The circuit then identifies the type of the interface bus (18, 14) to which it is connected based on the determination of which of the selected lines (45) of the interface bus (14) are grounded.

