9802591-9
IPOS COPY

PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : G11B 20/10, 20/14	A1	**(11) International Publication Number:** WO 98/10420 **(43) International Publication Date:** 12 March 1998 (12.03.98)

(21) International Application Number: PCT/IB97/00840

(22) International Filing Date: 7 July 1997 (07.07.97)

(30) Priority Data:
96202427.9 2 September 1996 (02.09.96) EP
(34) Countries for which the regional or international application was filed: NL et al.

(71) Applicant: PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(71) Applicant *(for SE only)*: PHILIPS NORDEN AB [SE/SE]; Kottbygatan 7, Kista, S-164 85 Stockholm (SE).


(72) Inventors: VOORMAN, Johannes, Otto; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). BERGMANS, Johannes, Wilhelmus, Maria; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). POTHAST, Hendrik, Jan; Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).

(74) Agent: VAN DER KRUK, Willem, L.; Internationaal Octrooibureau B.V., P.O. Box 220, NL-5600 AE Eindhoven (NL).

(81) Designated States: CN, HU, JP, KR, SG, European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published
With international search report.
Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(54) Title: DEVICE FOR WRITE COMPENSATION IN MAGNETIC MEDIA RECORDING



(57) Abstract

A device for write precompensation of data signals to be recorded on a magnetic medium, which device has an input for receiving input data signals and an output for supplying output signals to be recorded, an integrator/limiter circuit which receives the input data signals and which supplies an output signal which is in synchronism with the data signal and whose amplitude varies substantially linearly as a function of time at positions where a signal transition appears in the data signal, which amplitude is limited within a data symbol interval; an adjustable filter which receives the input signals and supplies an output signal whose instantaneous values depend on the pattern of preceding and future signal transitions in the data signal; and a comparator circuit which through comparison of the output signal of the integrator/limiter circuit and the output signal of the filter produces the output signal in which at least some signal transitions of the input data signal can be shifted in time. An important aspect of the present invention is that with the output signal dt, an arbitrary number of desired time shifts can be obtained rather than that, as in the prior art, only a choice can be made from a limited number of delay values.