

METHOD TO CREATE AIR GAPS

FIELD OF THE INVENTION

5 This invention pertains to methods of semiconductor device manufacturing. Specifically, embodiments of this invention pertain to methods of creating air gaps during semiconductor substrate processing.

BACKGROUND

10 In semiconductor device fabrication, deposition and etching techniques are used for forming patterns of materials on a substrate. Patterning often requires etching one material in a presence of another material with high etch selectivity. The etch selectivity requirements become more stringent as the sizes of patterned features on the substrate become smaller. Further, wet etching methods, such as etching of SiO₂
15 with HF become less desirable on substrates having high aspect ratio recessed features, due to problems in the penetration of the etchant into the recessed features.

 Highly selective etching methods are needed for patterning in a variety of applications, including formation of dynamic random-access memory (DRAM), patterning in the fabrication of fin field effect transistors (FinFETs), and in back end
20 of line (BEOL) processing.

SUMMARY

 Materials that can be selectively etched with high etch selectivity in a presence of commonly used dielectrics, such as SiO₂ and SiN, and associated etching methods
25 are particularly desired. SnO₂ is provided herein as a material that can be selectively etched relative to SiO₂, SiN, and a variety of other materials using a highly selective dry etch chemistry. Methods for forming air gaps in semiconductor device fabrication (e.g., during FinFET fabrication) that employ SnO₂ as a sacrificial spacer material are also provided.

30 According to one aspect, a method of processing a semiconductor substrate is provided. The method includes: providing a semiconductor substrate having an exposed SnO₂ layer (e.g., a SnO₂ layer deposited by atomic layer deposition); and

etching the SnO₂ layer at a temperature of less than about 100 °C, wherein the etching comprises exposing the semiconductor substrate to a plasma formed in a process gas comprising at least about 50% H₂ by volume. In some embodiments, the provided semiconductor substrate further includes a second material selected from the group consisting of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN, and hydrogen plasma etching of SnO₂ is performed with an etch selectivity of at least about 10, such as at least about 80, relative to the second material. The second material may be exposed on the substrate before the start of the SnO₂ etch, or, in some embodiments, the second material may be exposed during the course of the SnO₂ etching. In some embodiments, the second material is SiO₂, and the etch removes SnO₂ with an etch selectivity of at least about 10 relative to SiO₂.

The composition of the process gas in the SnO₂ etch can vary, and may include other gases in addition to H₂. However, in some embodiments the process gas consists essentially of H₂ (e.g., is 100% H₂). In some embodiments, the process gas includes at least about 50% H₂ and further includes an inert gas, such as helium. In some embodiments the process gas may consist essentially of H₂ and an inert gas. In some implementations, the concentration of H₂ in the process gas is at least about 80 %. Optionally, the process gas may further include a hydrocarbon and/or Cl₂. In one example the process gas includes H₂ (50% or more), helium, and a hydrocarbon. The plasma in the process gas can be formed using high frequency and/or low frequency plasma generation. Notably, the use of external bias at the substrate is optional. In some embodiments, etching is conducted without providing an external bias to the substrate. In some embodiments plasma is generated using a power density of between about 0.0018 and 0.36 W/cm². The pressure in the process chamber during etching is, in some embodiments, between about 1 and 175 mTorr.

In another aspect, an apparatus for etching a SnO₂ layer is provided. The apparatus includes a process chamber having a substrate holder configured for holding the semiconductor substrate during etching; a plasma generator configured for generating a plasma in a process gas; and a controller. The controller includes program instructions for implementing any of the methods describing herein. In one embodiment, the controller includes program instructions for causing the etching of the SnO₂ layer on the semiconductor substrate at a temperature of less than about 100

°C, wherein causing the etching comprises causing an exposure of the semiconductor substrate to a plasma formed in a process gas comprising at least about 50% H₂.

In another aspect a non-transitory computer machine-readable medium is provided, where it includes program instructions for controlling an etching apparatus.

5 The program instructions include code for causing the etching of the SnO₂ layer on the semiconductor substrate at a temperature of less than about 100 °C, wherein causing the etching comprises causing an exposure of the semiconductor substrate to a plasma formed in a process gas comprising at least about 50% H₂.

In another aspect a method for creating an air gap on a semiconductor substrate is provided. The method includes: (a) providing a semiconductor substrate having an exposed layer of a first material, an exposed layer of a second material, and an exposed layer of SnO₂ positioned between the layer of the first material and the layer of the second material; (b) selectively etching the exposed SnO₂ relative to both the first and the second materials using a hydrogen plasma etch chemistry, and
15 thereby forming a recessed feature between the first and second materials; and (c) depositing a third material over the recessed feature without fully filling the recessed feature, and thereby forming the air gap between the layer of the first material and the layer of the second material. In some implementations the first material is selected from the group consisting of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN, and the
20 second material is selected from the group consisting of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN. In some embodiments the first and second materials are the same material. In other embodiments, the first and second materials are different materials. The third material, in some embodiments is SiO₂.

In some implementations the hydrogen plasma etch of the SnO₂ layer includes
25 exposing the semiconductor substrate to a plasma formed in a process gas comprising at least about 50% H₂. In some embodiments the etching is conducted at a temperature of less than about 100 °C. The described methods are particularly useful for forming air gaps in narrow recessed features. In one implementation, the width of the SnO₂ layer is between about 20 – 100 Å.

30 In one embodiment the substrate having an SnO₂ layer residing between the layers of the first and second materials is formed using the following sequence of

steps. The process starts by forming a gate (a protruding feature made e.g., from a high-k oxide, such as hafnium oxide) on the semiconductor substrate; conformally forming a layer of the first material (e.g., SiN) over the semiconductor substrate, such that the first material covers both sidewalls and a top surface of the gate; conformally forming an SnO₂ layer over the layer of the first material such that SnO₂ covers the first material both on the sidewalls and on the top surface of the gate (e.g., to a thickness of between about 20 – 100 Å); and conformally forming a layer of the second material (e.g., SiO₂) over the SnO₂ layer, such that the second material covers the SnO₂ both on the sidewalls and on the top surface of the gate. The process then follows by removing the second material from the horizontal surfaces of the substrate and thereby forming a structure having an exposed SnO₂ layer between the exposed layers of the first and second materials.

In another aspect, a system for forming an air gap on a semiconductor substrate is provided. The system includes one or more deposition chambers; one or more etch chambers; and a controller. The controller includes program instructions for implementing any air gap formation methods described herein. For example, the controller may include instructions for causing the steps of (i) on a semiconductor substrate having an exposed layer of a first material, an exposed layer of a second material, and an exposed layer of SnO₂ positioned between the layer of the first material and the layer of the second material, selectively etching the exposed SnO₂ relative to both the first and the second materials using a hydrogen plasma etch chemistry, and thereby forming a recessed feature between the first and second materials; and (ii) depositing a third material over the recessed feature without fully filling the recessed feature, and thereby forming the air gap between the layer of the first material and the layer of the second material.

In another aspect, the system includes any of the apparatuses and systems described herein and a stepper.

In another aspect a non-transitory computer machine-readable medium is provided, where it includes program instructions for controlling a system, where the program instructions include code for: (i) on a semiconductor substrate having an exposed layer of a first material, an exposed layer of a second material, and an exposed layer of SnO₂ positioned between the layer of the first material and the layer

of the second material, selectively etching the exposed SnO₂ relative to both the first and the second materials using a hydrogen plasma etch chemistry, and thereby forming a recessed feature between the first and second materials; and (ii) depositing a third material over the recessed feature without fully filling the recessed feature, and thereby forming the air gap between the layer of the first material and the layer of the second material.

In another aspect, a method for processing a semiconductor substrate, where the method involves deposition of an SnO₂ dummy gate is provided. The method includes: (a) forming an SnO₂ dummy gate on the semiconductor substrate; (b) processing the semiconductor substrate in a presence of the SnO₂ dummy gate; (c) etching the SnO₂ dummy gate with a plasma formed in a process gas comprising H₂ to form a recessed feature in place of the dummy gate; and (d) depositing a high-k dielectric material into the formed recessed feature to thereby form a gate in place of the dummy gate. In another aspect, a system for processing the semiconductor substrate is provided where the system includes one or more deposition process chambers, one or more etch process chambers and a controller comprising program instructions for causing the steps of: (i) forming an SnO₂ dummy gate on the semiconductor substrate; (ii) processing the semiconductor substrate in a presence of the SnO₂ dummy gate; (iii) etching the SnO₂ dummy gate with a plasma formed in a process gas comprising H₂ to form a recessed feature in place of the dummy gate; and (iv) depositing a high-k dielectric material into the formed recessed feature to thereby form a gate in place of the dummy gate. In another aspect, a non-transitory computer readable medium comprising program instructions for controlling a system, is provided, where the program instructions include code for causing the steps of: (i) forming an SnO₂ dummy gate on the semiconductor substrate; (ii) processing the semiconductor substrate in a presence of the SnO₂ dummy gate; (iii) etching the SnO₂ dummy gate with a plasma formed in a process gas comprising H₂ to form a recessed feature in place of the dummy gate; and (iv) depositing a high-k dielectric material into the formed recessed feature to thereby form a gate in place of the dummy gate.

In some embodiments, provided methods are integrated with photolithographic patterning sequences and further include: applying photoresist to the semiconductor substrate; exposing the photoresist to light; patterning the

photoresist and transferring the pattern to the substrate; and selectively removing the photoresist from the substrate.

These and other aspects of implementations of the subject matter described in this specification are set forth in the accompanying drawings and the description
5 below.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a process flow diagram for a processing method according to an embodiment provided herein.

Figure 2 is a process flow diagram for a processing method according to an
10 embodiment provided herein.

Figures 3A-3G show schematic cross-sectional views of a semiconductor substrate undergoing processing with air gap formation according to an embodiment described herein.

Figures 4A-4T show schematic views of a semiconductor substrate
15 undergoing processing during FinFET device fabrication according to embodiments described herein.

Figure 5 is a schematic presentation of an apparatus that is suitable for etching SnO_2 using a hydrogen plasma etch chemistry according to an embodiment provided herein.

Figure 6 shows a schematic view of a multi-station processing system
20 according to an embodiment provided herein.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Methods for etching tin (IV) oxide (SnO_2) in semiconductor device
25 manufacturing are provided. In some embodiments, provided methods are used to etch tin oxide with high selectivity versus one or more of SiO_2 , SiC , SiN , SiOC , SiNO , SiCNO , and SiCN . The etch selectivity in some embodiments is greater than 10, such as greater than 30, e.g., greater than 50, or greater than 80. The etch selectivity refers to the ratio of the etch rate of SnO_2 to the etch rate of the other

material for selected process conditions. In some examples, etch selectivity of 100 was achieved for etching SnO_2 relative to SiO_2 . These etch selectivities are achieved for an etching method that involves contacting the semiconductor substrate with a plasma formed in a process gas comprising H_2 . The provided methods involve
5 converting solid SnO_2 to gaseous SnH_4 via exposure of SnO_2 to hydrogen plasma. The gaseous SnH_4 product can then be easily removed from the process chamber by purging and/or evacuation. The other material (e.g., SiO_2 , SiC , SiN , SiOC , SiNO , SiCNO , or SiCN) in some embodiments is exposed on the semiconductor substrate at the beginning of SnO_2 etching. In other embodiments the other material is not
10 exposed at the beginning of SnO_2 etching but becomes exposed during the course of etching.

SnO_2 can be deposited, for example, by ALD or PECVD and may include small amounts of other materials, such as carbon and hydrogen (typically less than 10 atomic %). It is also understood that small deviations from 1:2 tin to oxygen
15 stoichiometry are possible in tin oxide and are within the scope of SnO_2 structure. For example, O to Sn atomic ratio is between about 2.0 - 2.3 in some examples of SnO_2 . Tin oxides with O to Sn ratio of between about 1.5 - 2.5 are within the scope of SnO_2 material, as used herein.

SiO_2 , SiC , SiN , SiOC , SiNO , SiCNO , and SiCN materials may be doped or
20 undoped, and may optionally include hydrogen. The dopant, when present, typically does not exceed a concentration of 10% atomic (excluding hydrogen). These materials can be deposited using a variety of methods, such as CVD, PECVD and ALD. A variety of silicon-containing precursors can be used for deposition of these materials, including silane, tetraalkylsilanes, trialkylsilanes, TEOS, etc. For example, SiO_2 may
25 be deposited using TEOS or silane as the silicon-containing precursor.

The term "semiconductor substrate" as used herein refers to a substrate at any stage of semiconductor device fabrication containing a semiconductor material anywhere within its structure. It is understood that the semiconductor material in the semiconductor substrate does not need to be exposed. Semiconductor wafers having a
30 plurality of layers of other materials (e.g., dielectrics) covering the semiconductor material, are examples of semiconductor substrates.

Provided methods can be used for etching SnO₂ layers of a variety of widths and aspect ratios. These methods are particularly advantageous for etching narrow layers (e.g., SnO₂ layers with widths of 20 – 100 Å, e.g., 25 – 75 Å), and for creating relatively high aspect ratio recessed features, such as for etching SnO₂ to create recessed features with aspect ratios of at least about 5:1 (e.g. with aspect ratios of between about 10:1 to 100:1). While provided methods are not limited to these applications, etching of narrow layers and/or formation of high aspect ratio recessed features using hydrogen plasma etching methods provided herein, is particularly useful, because conventional methods and materials (e.g., wet HF etching of SiN spacers) are not well adapted for these applications.

An etching method according to an embodiment provided herein is illustrated in a process flow diagram shown in Figure 1. In operation 1101, a semiconductor substrate having an exposed SnO₂ layer is provided. The substrate is placed into a process chamber of an etching apparatus, where the apparatus is configured for generating a plasma in a process gas. Next, in operation 1103, plasma is generated in a process gas comprising H₂. In operation 1105, the substrate is contacted with the formed hydrogen plasma and the SnO₂ layer is etched selectively relative to any of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN materials on the substrate. Selective etching involves etching SnO₂ with an etch selectivity of greater than 1, more preferably greater than 10, such as greater than 50, relative to any the listed materials.

In some embodiments, the semiconductor substrate provided in operation 1101, in addition to an exposed SnO₂ layer, further includes an exposed layer of a second material, where the second material includes one or more of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN. In other embodiments the second material is not exposed at the beginning of SnO₂ etching, but becomes exposed after SnO₂ has been etched for some time.

The substrate provided in 1101 is obtained after depositing, and optionally patterning, SnO₂ layer and a layer of the second material (e.g., any combination of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN). The SnO₂ layer is deposited by any suitable method such as by CVD (including PECVD), ALD (including PEALD), sputtering, etc. In some embodiments it is preferable to deposit the SnO₂ film conformally, such that it follows the surface of the substrate, including the surfaces of

any protrusions and recessed features on the substrate. In some embodiments the SnO₂ layer is deposited conformally to a thickness of between about 20 - 100 Å. One of the suitable deposition methods of conformal SnO₂ film is ALD. Thermal or plasma enhanced ALD can be used. In a typical thermal ALD method, the substrate is provided to an ALD process chamber and is sequentially exposed to a tin-containing precursor, and an oxygen-containing reactant, where the tin-containing precursor and the oxygen containing reactant are allowed to react on the surface of the substrate to form SnO₂. The ALD process chamber is typically purged with an inert gas after the substrate is exposed to the tin-containing precursor, and before the oxygen-containing reactant is admitted to the process chamber to prevent reaction in the bulk of the process chamber. Further, the ALD process chamber is typically purged with an inert gas after the substrate has been treated with the oxygen-containing reactant. The sequential exposure is repeated for several cycles, e.g., between about 10 – 100 cycles can be performed until the SnO layer having desired thickness is deposited. Examples of suitable tin-containing precursors include halogenated tin-containing precursors (such as SnCl₄, and SnBr₄), and non-halogenated tin-containing precursors, such as organotin compounds, which include alkyl substituted tin amides and the like. Specific examples of alkyl substituted tin amides that are suitable for ALD are tetrakis(dimethylamino) tin, tetrakis(ethylmethylamino) tin, N²,N³-di-*tert*-butyl-butane-2,3-diamino-tin(II) and (1,3-bis(1,1-dimethylethyl)-4,5-dimethyl-(4R, 5R)-1,3,2-diazastannolidin-2-ylidene. Oxygen-containing reactants include without limitation oxygen, ozone, water, hydrogen peroxide, and NO. Mixtures of oxygen-containing reactants can also be used. The deposition conditions will vary depending on the choice of ALD reactants, where more reactive precursors will generally react at lower temperatures than less reactive precursors. The processes typically will be carried out at a temperature of between about 20 – 500 °C, and at a sub-atmospheric pressure. The temperature and pressure are selected such that the reactants remain in the gaseous form in the process chamber to avoid condensation. Each reactant is provided to the process chamber in a gaseous form either alone or mixed with a carrier gas, such as argon, helium, or nitrogen. The flow rates of these mixtures will depend on the size of the process chamber, and are in some embodiments between about 10 – 10,000 sccm.

A specific example of thermal ALD process conditions that are suitable for depositing a conformal SnO₂ layer provided herein is described in an article by Li et al. titled “Tin Oxide with Controlled Morphology and Crystallinity by Atomic Layer Deposition onto Graphene Nanosheets for Enhanced Lithium Storage” (*Advanced Functional Materials*, 2012, **22**, 8, 1647-1654) which is herein incorporated by reference in its entirety. The process includes sequentially and alternately exposing the substrate in an ALD vacuum chamber to SnCl₄ (the tin-containing precursor) and deionized water (the oxygen-containing reactant) at a temperature of 200 – 400 °C. In a specific example of an ALD cycle, a mixture of SnCl₄ vapor with N₂ carrier gas is introduced into the ALD process chamber for 0.5 seconds, and is then exposed to the substrate for 3 seconds. Next the ALD process chamber is purged with N₂ for 10 seconds to remove SnCl₄ from the bulk of the process chamber, and a mixture of H₂O vapor with N₂ carrier gas is flowed into the process chamber for 1 second and is exposed to the substrate for 3 seconds. Next, the ALD process chamber is purged with N₂ and the cycle is repeated. The ALD process is performed at subatmospheric pressure (e.g., 0.4 Torr) and at a temperature of 200 – 400 °C.

Another example of thermal ALD process conditions that are suitable for depositing SnO films in the methods provided herein, is given in an article by Du et al. titled “*In situ* Examination of Tin Oxide Atomic Layer Deposition using Quartz Crystal Microbalance and Fourier Transform Infrared Techniques” (*J. Vac. Sci. Technol. A* **23**, 581 (2005)), which is herein incorporated by reference in its entirety. In this process the substrate is sequentially exposed to SnCl₄ and H₂O₂ in an ALD process chamber at a temperature of between about 150 – 430 °C.

While the use of halogenated tin precursors in ALD is suitable in many embodiments, in some embodiments it is more preferable to use non-halogenated organotin precursors to avoid corrosion problems that may occur with the use of halogenated precursors such as SnCl₄. Examples of suitable non-halogenated organotin precursors include alkylaminotin (alkylated tin amide) precursors, such as tetrakis(dimethylamino) tin. An example of a suitable thermal ALD deposition method that uses this precursor is provided in an article by Elam et al., titled “Atomic Layer Deposition of Tin Oxide Films using Tetrakis(dimethylamino) tin” (*J. Vac. Sci. Technol. A* **26**, 244 (2008)), which is herein incorporated by reference in its entirety.

In this method the substrate is sequentially exposed in an ALD chamber to tetrakis(dimethylamino) tin and H_2O_2 at a temperature of between about 50 – 300 °C. Advantageously, the use of this precursor allows deposition of SnO_2 films at low temperatures of 100 °C or less. For example, SnO_2 films can be deposited at 50 °C without the use of plasma to enhance reaction rate. Another example of thermal ALD of SnO using tetrakis(dimethylamino) tin and H_2O_2 is provided in an article by Elam et al. titled “Atomic Layer Deposition of Indium Tin Oxide Thin Films Using Nonhalogenated Precursors” (*J. Phys.Chem. C* **2008**, 112, 1938-1945), which is herein incorporated by reference.

Another example of low temperature thermal ALD process with the use of a reactive organotin precursor is provided in an article by Heo et al., titled “Low temperature Atomic Layer Deposition of Tin Oxide” (*Chem. Mater.*, **2010**, 22(7) 4964-4973), which is herein incorporated by reference in its entirety. In this deposition process (which is suitable for depositing SnO_2 films provided herein), the substrate is sequentially exposed in an ALD vacuum process chamber to N^2 , N^3 -di-*tert*-butyl-butane-2,3-diamino-tin(II) and 50% H_2O_2 . These reactants are vaporized and each is provided to the process chamber mixed with an N_2 carrier gas. The chamber is purged with N_2 after each exposure of the substrate to a reactant. The deposition can be carried out at a temperature of between about 50 – 150 °C.

While hydrogen peroxide generally works well as an oxygen-containing reactant for formation of SnO_2 in ALD processes, it may sometimes provide insufficient control over SnO_2 film growth due to H_2O_2 decomposition. In some embodiments, a more stable oxygen-containing precursor, such as NO, is used. An example of suitable process conditions with the use of NO as an oxygen-containing reactant is provided in an article by Heo et al., titled “Atomic Layer Deposition of Tin Oxide with Nitric Oxide as an Oxidant Gas” (*J. Mater. Chem.*, 2012, 22, 4599), which is herein incorporated by reference. The deposition involves exposing the substrate sequentially to a cyclic Sn(II) amide (1,3-bis(1,1-dimethylethyl)-4,5-dimethyl-(4R, 5R)-1,3,2-diazastannolidin-2-ylidene and to NO at a temperature of about 130 – 250 °C.

In some embodiments, SnO_2 films are deposited by PEALD. The same types of tin-containing precursors and oxygen-containing reactants as described above for

thermal ALD can be used. In PEALD the ALD apparatus is equipped with a system for generating plasma in the process chamber, and for treating the substrate with the plasma. In a typical PEALD process sequence, the substrate is provided to the PEALD process chamber and is exposed to the tin-containing precursor which
5 adsorbs on the surface of the substrate. The process chamber is purged with an inert gas (e.g., argon or helium) to remove the precursor from the process chamber, and the substrate is exposed to an oxygen-containing reactant which is introduced into the process chamber. Concurrently with the introduction of the oxygen-containing reactant or after a delay, plasma is formed in the process chamber. The plasma
10 facilitates the reaction between the tin-containing precursor and the oxygen-containing reactant on the surface of the substrate that results in formation of SnO_2 . Next, the process chamber is purged with an inert gas, and the cycle comprising tin precursor dosing, purging, oxygen-containing reactant dosing, plasma treatment, and second purging is repeated as many times as necessary to form a SnO_2 film of desired
15 thickness.

An example of process conditions that are suitable for PEALD formation of SnO_2 film is provided in an article by Seop et al., titled "The Fabrication of Tin Oxide Films by Atomic Layer Deposition using Tetrakis(ethylmethylamino) tin Precursor" (*Transactions on Electrical and Electronic Materials*, 2009, 10, 5, 173-176), which is
20 herein incorporated by reference. The substrate is provided into a PEALD process chamber and is exposed to tetrakis(ethylmethylamino) tin in an absence of plasma with an exposure of 4 seconds. Next, the tin-containing precursor is purged from the process chamber by flowing argon through the process chamber for 20 seconds. Then, O_2 is injected for 2 seconds with additional 2 seconds with radio frequency (RF)
25 power of 100 W. This is followed by an argon purge, which completes one PEALD cycle. In this example, the process is conducted at a temperature range of 50 – 200 °C and at a pressure of 0.8 Torr.

While ALD (both thermal and plasma enhanced) is one of the preferred methods for depositing SnO_2 films, it is understood that other SnO_2 deposition
30 methods, such as CVD, PECVD, and sputtering can also be used.

The second material (any of SiO_2 , SiC , SiN , SiOC , SiNO , SiCNO , and SiCN) can be deposited by a variety of methods including PECVD, CVD, ALD, and

PEALD. In some embodiments the second material is deposited by PECVD. In this method, a plasma is formed in a process gas comprising a silicon-containing precursor and a reactant that contains one or more elements of the second material, under conditions controlled for deposition of the second material on a substrate. For example, SiO₂ may be deposited by forming a plasma in a process gas comprising a silicon-containing precursor and an oxygen-containing reactant; SiC may be deposited by forming a plasma in a process gas comprising a silicon-containing precursor and a carbon-containing reactant; SiN may be deposited by forming a plasma in a process gas comprising a silicon-containing precursor and a nitrogen-containing reactant; SiOC may be deposited by forming a plasma in a process gas comprising a silicon-containing precursor an oxygen-containing reactant, and a carbon-containing reactant; SiNO may be deposited by forming a plasma in a process gas comprising a silicon-containing precursor an oxygen-containing reactant, and a nitrogen-containing reactant; SiCNO may be deposited by forming a plasma in a process gas comprising a silicon-containing precursor an oxygen-containing reactant, a carbon-containing reactant, and a nitrogen-containing reactant; and SiCN may be deposited by forming a plasma in a process gas comprising a silicon-containing precursor a carbon-containing reactant, and a nitrogen-containing reactant. In those cases, where the silicon-containing precursor further includes any of the necessary elements of the second material, the silicon-containing precursor and the reactant may be the same. For example, TEOS can serve both as a silicon-containing precursor and an oxygen-containing reactant during deposition of SiO₂. Examples of silicon-containing precursors include silane, disilane, tetraalkylsilanes, trialkylsilanes, siloxanes, TEOS, etc. Examples of oxygen-containing reactants include CO₂, N₂O, O₂, O₃, H₂O. Examples of nitrogen-containing reactants include N₂, and NH₃. Examples of carbon-containing reactants include hydrocarbons, such as methane, ethane, propane, etc. The process gases used for deposition of these materials, may also include a carrier gas, such as He, Ar, Ne, etc.

The SnO₂ etching methods that utilize hydrogen plasma can be implemented in a variety of apparatuses under a wide range of process conditions. The methods involve, in some embodiments, providing a semiconductor substrate having an exposed layer of tin oxide to an etch chamber, and contacting the substrate with a plasma formed in a process gas comprising H₂, and, optionally a carrier gas, such as

helium or another inert gas. The term “etch chamber” or an “etching apparatus” refers to a chamber and an apparatus that are configured for etching. In some embodiments the “etch chamber” or the “etching apparatus” are exclusively configured for etching operations. In other embodiments the “etch chamber” or
5 “etching apparatus” may be configured to perform other operations in addition to etching, such as, for example, deposition. For example, in some embodiments the etch chamber may also be used for ALD deposition.

In some embodiments the plasma used for in the hydrogen plasma etch is generated in the same process chamber that houses the semiconductor substrate. In
10 other embodiments the plasma is generated remotely, and is introduced into the process chamber that houses the substrate through one or more inlets in the process chamber.

The etching is controlled such as to convert SnO_2 to volatile SnH_4 . Preferably, the H_2 content in the process gas is at least about 50% by volume, such as at least
15 about 80% by volume (can be up to and including 100%). In some embodiments, the process gas may further include a hydrocarbon, such as CH_4 . In some embodiments, the process gas further includes Cl_2 . For example, the process gas may consist essentially of H_2 and an inert gas (e.g., He), or the process gas may consist essentially of H_2 , inert gas and a hydrocarbon (e.g., CH_4). The etch is performed at a temperature
20 of less than about 100 °C, measured near the substrate. The etch reaction, advantageously, generates only volatile materials, such as SnH_4 , which can be easily removed from the etch process chamber by evacuation and/or purging. The etch process temperature is preferably selected to be less than about 100 °C, because higher temperatures can lead to decomposition of formed SnH_4 and to formation of
25 particles that can contaminate the process chamber and the substrate. The composition of the process gas and process conditions are selected such as to reduce or eliminate formation of particles during the etch. Significantly, the etch reaction does not require any significant sputtering component, and can be performed in an absence of external bias at the substrate, and in an absence of heavy ions (e.g., argon ions). Reducing
30 sputtering component can be beneficial for increasing the etch selectivity relative to the second material on the substrate. Thus, in some embodiments etching is performed

without providing an external bias to the substrate and/or involves using helium (a light gas) as the carrier gas, in order to reduce sputtering.

Plasma for the hydrogen plasma etch can be generated using a variety of frequencies (low and high). Examples of suitable frequencies include 400KHz, 2MHz, 13.56MHz, 27MHz or 2.45GHz. Power used for plasma generation can range in some embodiments, from between about 50 W to 1,000 W corresponding to power density of between about 0.0018 and 0.36 W/cm². The bias at the substrate is optional, and bias power can range from about 0 to 500 W. Suitable gas flow rates per showerhead (for processing one 300 mm wafer) are:

10

- i. H₂: 25 to 750sccm;
- ii. Cl₂: 0 to 500sccm (e.g., 5 – 200 sccm);
- iii. He: 0 to 500sccm (e.g., 5 – 100 sccm); and
- iv. CH₄: 0 to 500sccm (e.g., 5 – 100 sccm).

15

The etch process can be performed, in some embodiments, at a pressure of between about 1 to 175 mTorr.

In some specific embodiments the plasma is generated using high frequency generation (e.g., 13.56 MHz or 27 MHz), and it is provided using plasma power of between about 200 to 500W corresponding to power density of 0.07 and 0.18 W/cm².

20

The power for the bias at the substrate is between about 0 and 200 W. Suitable gas flow rates per showerhead (for processing one 300 mm wafer) are:

- i. H₂: 100 to 300sccm;
- ii. Cl₂: 0 to 200sccm (e.g., 5 – 100 sccm);
- 25 iii. He: 0 to 100sccm (e.g., 5 – 50 sccm);
- iv. CH₄: 0 to 100sccm (e.g., 5 – 50 sccm).

The etch process is performed in these embodiments at a pressure of between about 1 to 30 mTorr.

30

In some embodiments, prior to etch, the substrate, which includes the exposed SnO₂ layer also includes an exposed layer of a material selected from the group

consisting of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN, and the provided etching method etches the SnO₂ with high selectivity relative to these materials. In some embodiments the etch completely removes exposed SnO₂ from the surface of the substrate, without completely removing the material selected from the group
5 consisting of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN.

In another aspect, a method for forming air gaps on a substrate is provided, where SnO₂ is used as a removable spacer material in the formation of the air gaps. For example air gap spacers made of SnO₂ can be used in FinFET devices.

Conventional technologies use one or more of the following. In DRAM
10 fabrication SiO₂ is used and is removed using HF. This chemistry has limited use due to chemical attack of other films by HF and issues to penetrate very high aspect ratio structures (>15:1). In logic fabrication the use of conventional FinFET air gap spacers can be too complicated due to too many steps. Further, no perfect choice of material combinations is available. The use of wet etching processes make the small feature
15 and/or high aspect ratio feature processing problematic. These disadvantages are addressed herein by introducing SnO₂ air gap spacers and processing methods.

Figure 2 is a process flow diagram illustrating embodiments of a method of creating air gaps on a semiconductor substrate using removable SnO₂ spacers. The method starts in operation 2201 by providing a semiconductor substrate having an
20 exposed layer of a first material, and exposed layer of a second material, and an exposed layer of SnO₂ positioned between the layer of the first material and the second material. The first and second materials may be the same material, or different materials. For example the first material, and the second material may be independently selected from SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN. In
25 some embodiments, the first and second material are both SiO₂. In other embodiments the first material is SiO₂ and the second material is SiN. Generally, any combination of materials can be selected. Next, in operation 2203, the exposed SnO₂ is selectively etched relative to both the first material and the second material using the hydrogen plasma etch chemistry described herein. The etching removes SnO₂ in the presence of
30 the exposed first and second materials and forms a recessed feature in place of the removed SnO₂. The etch selectivity of the SnO₂ removal relative to both the first and second materials is, preferably at least about 5, such as at least about 10, or at least

about 50. Etch selectivities of greater than 80, such as 100 can also be achieved with the described methods. Next, in operation 2205, a third material is deposited over the recessed feature without fully filling the recessed feature, and thereby forming an air gap between the layer of the first material and the second material. The third material is any suitable material, and may be the same or different than each of the first and second materials. In some embodiments the third material is a dielectric. The third material, in some embodiments, is SiO₂, deposited, for example, by PECVD or HDP (high density plasma) CVD.

Advantageously, the etching processes for SnO₂ provided herein do not require wet etching, and do not require exposure to fluorine-containing chemistry. Advantageously, hydrogen plasma etch for SnO₂ can be performed on layers of SnO₂ having very narrow widths (e.g., 20 – 100 Å) without causing structural collapse of the device. Structural collapse is a problem that is encountered during wet etching of spacers having very small sizes. Generally, the widths of SnO₂ layer in air gap formation sequences can vary over a wide range (e.g., 10 – 5,000 Å), but the provided method is particularly advantageous for processing substrates with narrow SnO₂ spacers having widths of 20 – 100 Å.

One example of a processing sequence for forming air gaps is provided in Figures 3A-3G that show cross-sectional schematic views of a semiconductor substrate during air gap formation, according to one of the embodiments. Figures 3A-3E illustrate processing steps that can be used to obtain a substrate that contains an exposed SnO₂ layer between exposed layers of the first and second materials. It is understood that a variety of other methods can be used to obtain such substrate. The illustrated method involves forming a gate 301 on the substrate 303, resulting in a structure shown in Figure 3A. The gate is a protruding feature on the substrate. In some embodiments the gate 301 is a high-k oxide, such as, for example, hafnium oxide. Next, as illustrated in Figure 3B, layer 305 of a first material is formed conformally over the substrate such that it covers the substrate 303 and the gate 301. Importantly, layer 305 covers the gate both at the gate sidewalls and over the top surface of the gate 301. In one illustrative example the layer 305 is a SiN layer. Conformal deposition can be achieved, for example, by ALD. Next, a layer of SnO₂ 307 is formed conformally over layer 305, as shown in Figure 3C. SnO₂ layer 307

resides in contact with the underlying layer 305 and resides over the substrate 303 and over the gate 301. The SnO₂ layer covers the gate both at the gate sidewalls and the top surface of the gate. The SnO₂ layer can be deposited by ALD or PECVD. Next, a layer of a second material 309 is deposited conformally over the substrate onto the SnO₂ layer 307 resulting in a structure shown in Figure 3D. In some embodiments the second material is SiO₂. The second material contacts the SnO₂ layer and resides over the substrate 303 and the gate 301, covering the gate both at its sidewalls and its top surface. In the next step, the structure is planarized (e.g., using chemical mechanical polishing). This step removes the layer of the second material (e.g., SiO₂) from the top surface of the gate, and exposes SnO₂ layer at the sidewalls of the gate. The structure shown in Figure 3E illustrates the substrate after planarization. It shows that the exposed SnO₂ layer 307 resides between exposed layer of the first material 305 and the exposed layer of the second material 309 at the sidewalls of the gate. This structure is one possible structure that can be used in step 2201 of the process flow diagram shown in Figure 2. If the SnO₂ layer is deposited substantially conformally, the thickness of the SnO₂ layer deposited on the horizontal surfaces will be similar to the width of the SnO₂ layer exposed at the sidewalls of the gate. For example, if SnO₂ is deposited to a thickness of between about 20 – 100 Å, the exposed SnO₂ layer at the sidewall of the gate would have the width of between about 20 – 100 Å.

Next, hydrogen plasma etching is performed, as described herein. The substrate shown in Figure 3E is contacted with a plasma formed in a process gas comprising H₂ in an etch process chamber, and the exposed SnO₂ layer 307 is selectively etched (relative to other exposed materials) to form a recessed feature between the layer of the second material 309 and the layer of the first material 305. The resulting structure is shown in Figure 3D, which illustrates the recessed feature 311 between layers 309 and 305. Finally, in the subsequent step a layer of a third material (e.g., SiO₂) 313 is deposited, e.g., by HDP CVD such that it covers the recessed feature 311 without fully filling it, thereby creating an air gap.

A more specific example of a method for forming an air gap includes: (a) forming a gate on a substrate, where the gate includes high-k oxide; (b) conformally depositing a SiN layer by ALD in contact with the gate (both on the sidewalls of the gate and on the top surface of the gate); (c) conformally forming a layer of SnO₂ over

the layer of the SiN layer, e.g., by ALD or PECVD; (d) conformally forming a SiO₂ layer over the layer of SnO₂; (e) planarizing the structure (e.g., by chemical mechanical polishing), wherein planarization removes the SiO₂ from the horizontal surfaces and exposes SnO₂ and the first material at the sidewalls of the gate thereby providing a substrate having an exposed SiN layer, an exposed SiO₂ layer, and an exposed layer of SnO₂ positioned between these layers; (f) etching the exposed SnO₂ using hydrogen plasma as described herein with high etch selectivity relative to SiN and SiO₂, and thereby forming a recessed feature between SiN and SiO₂ layers; and (c) depositing a SiO₂ over the recessed feature without fully filling the recessed feature, and thereby forming the air gap between the layers of the first and second materials. The width of the SnO₂ layer that is deposited and is removed by the hydrogen plasma etch in some embodiments, is between about 20 – 100 Å.

A detailed processing scheme for forming air gaps in FinFET device fabrication is described in the commonly owned US Patent No. 9,515,156, by Besser et al., titled “Air Gap Spacer Integration For Improved Fin Device Performance” issued December 6, 2016, which is herein incorporated by reference in its entirety for the purpose of describing an air gap formation method that can be used in conjunction with the SnO₂ spacers provided herein. Methods for forming air gaps in the context of FinFET device fabrication according to some embodiments are described herein with reference to Figures 4A-4T, which show perspective views of a semiconductor substrate during various stages of FinFET device fabrication.

In some embodiments FinFET devices with air gap spacers and methods for integrating air gaps using sacrificial SnO₂ spacers into FinFET devices are provided. Air gap spacers are formed using a sacrificial SnO₂ spacer during integration. The sacrificial spacer is subsequently removed after self-aligned source/drain contact formation. The air gap spacer reduces FinFET parasitic capacitance. Low parasitic capacitance can be achieved without loss of process window or relaxing of lithography overlay requirements.

Referring now to FIGS. 4A-4B, the substrate is shown after shallow trench isolation (STI) recess etch and dummy gate formation, respectively. In FIG. 4A, the substrate 100 includes an inter-layer dielectric (ILD) layer 110 and a plurality of fins 114. The ILD layer 110 may be made of low k dielectrics, doped oxides, flowable

oxides, silicon dioxide (SiO_2) or other suitable material. In some examples, the plurality of fins 114 may be made of silicon (Si) with intervening STI oxide. STI oxide may also be located on a top surface of the plurality of fins 114.

5 In FIG. 4B, a dummy gate 118 is deposited over the plurality of fins 114 and etched. In some examples, the dummy gate 118 is arranged on the ILD layer 110 and extends transverse to the plurality of fins 114. In some examples, the dummy gate 118 is made of polysilicon. A hardmask layer 122 may be used to mask the dummy gate 118 during etching.

10 Referring now to FIGS. 4C-4D, a sacrificial SnO_2 spacer is deposited and etched and the dummy gate is removed, respectively. In FIG. 4C, a sacrificial SnO_2 spacer 128 is deposited around an outer surface of the dummy gate 118 and etched, e.g., using a hydrogen plasma etch described herein. In FIG. 4D, ILD layer 132 is deposited around the sacrificial SnO_2 spacer 128. In addition, the dummy gate 118 and the hardmask layer 122 are removed by etching or ashing. In some examples, the
15 silicon forming the dummy gate 118 is selectively etched relative to the SnO_2 and the silicon dioxide (SiO_2) material of the substrate 100.

In FIG. 4E, replacement metal gate (RMG) formation is shown. A replacement metal gate (RMG) 138 is deposited in a former location of the dummy gate 118. In some examples, the RMG 138 has a high dielectric (HK) constant in a predetermined
20 thickness between 1 and 10 nm. In some examples, the RMG 138 is made of high dielectric constant materials such as hafnium oxide (HfO_2), HfSiO_2 , aluminum oxide (Al_2O_3), zirconium oxide (ZrO_2) or titanium oxide (TiO_2); a metal work function-setting material such as titanium nitride (TiN), titanium aluminum nitride (TiAlN), tungsten nitride (WN_x) (where x is an integer), tungsten carbon
25 nitride (WCN_x), cobalt (Co), or other metals; and a bulk conductive metal such as tungsten (W), cobalt (Co) or aluminum (Al) and alloys thereof. In some examples, chemical mechanical polishing (CMP) may be performed after deposition of the RMG 138. In some examples, the top surface of the RMG 138 is coplanar with a top surface of the sacrificial SnO_2 spacer 128 and the ILD
30 layer 132 after CMP.

Referring now to FIG. 4F, the RMG 138 is selectively and partially etched relative to the SnO₂ and the silicon dioxide (SiO₂). More particularly, the RMG 138 is partially and selectively etched in a downward direction relative to the top surfaces of the sacrificial SnO₂ spacer 128 and the ILD layer 132 to create a recess 139 in the RMG 138. A top surface 141 of the RMG 138 is located below a plane including the top surfaces of the sacrificial SnO₂ spacer 128 and the ILD layer 132.

Referring now to FIGS. 4G-4H, gate capping layer deposition and gate capping layer chemical mechanical polishing (CMP) are shown, respectively. In FIG. 4G, a gate capping layer 144 is deposited in the recess in the RMG 138 and on the top surface of the substrate 100. In some examples, the gate capping layer 144 may be made of silicon oxycarbide (SiOC) or another suitable material. In some examples, the gate capping layer 144 is deposited using a process as described in commonly-assigned U.S. Patent Application Publication No. 2013/0330935, by Varadarajan et al., entitled "Remote Plasma Based Deposition of SiOC Class Films", which was published on December 12, 2013, and which is hereby incorporated by reference in its entirety. In some examples, the gate capping layer 144 is deposited using a remote plasma process described therein. In FIG. 4H, CMP of the gate capping layer 144 is performed to create a gate capping layer 145 to the RMG 138. In some examples, the top surface of the gate capping layer 145 is coplanar with a top surface of the sacrificial SnO₂ spacer 128 and the ILD layer 132 after the CMP.

Referring now to FIGS. 4I-4J, self-aligned contact (SAC) area etch, SAC fill and sacrificial spacer removal are shown, respectively. In FIG. 4I, areas of the ILD layer 132 surrounding opposite sides of the plurality of fins 114 are masked and etched using an etch which etches ILD selective to the gate capping layer and sacrificial SnO₂ spacer to expose the plurality of fins 114 and to create a self-aligned contact area.

In FIG. 4J, the self-aligned contact area is filled with SAC material 152. In some examples, the SAC material 152 includes metal layers 155 or barrier layers 153 and metal layers 155 deposited on the barrier layers 153. In some examples, the barrier layers 153 include a titanium (Ti) and titanium nitride (TiN) bilayer

and the metal layers 155 include tungsten (W), although other materials can be used, such as WCN_x for the barrier and Co for the metal layer. In FIG. 4K, the sacrificial SnO_2 spacer 128 is removed. For example, etching of the sacrificial SnO_2 spacer 128 can be performed using hydrogen plasma etch methods described herein, selectively to exposed materials. For example, SnO_2 material may reside between a SiOC layer 145 and an ILD layer (e.g., doped or undoped SiO_2) 132, and may be selectively etched relative to these materials using hydrogen plasma.

Referring now to FIGS. 4L-4N, a seal layer is deposited on the substrate and CMP is performed to create an air gap spacer. In FIG. 4L, a seal layer 156 is deposited on a top surface of the substrate 100. During deposition, an upper portion of an air gap 159 created after the sacrificial SnO_2 spacer 128 is removed, is partially filled by the seal layer 156. In some examples, the seal layer 156 is made of ILD, silicon dioxide (SiO_2), SiO_2 with carbon doping, or silicon oxycarbide (SiOC). In some examples, the seal layer 156 is deposited using plasma enhanced chemical vapor deposition (PECVD), although other deposition processes may be used.

In some examples, the seal layer 156 includes SiOC that is deposited using plasma enhanced chemical vapor deposition as described in commonly-assigned U.S. Patent Application Publication No. 2013/0330935, entitled "Remote Plasma Based Deposition of SiOC Class Films", which was previously incorporated by reference.

In FIG. 4M, CMP is used to remove a portion of the seal layer 156 located on the top surface of the substrate 100 to create an air gap seal 157. In some examples, the top surface of the air gap seal 157 is coplanar with a top surface of the gate capping layer 145 and the ILD layer 132 after CMP. In FIG. 4N, a cross-section of the substrate taken along a plane parallel to and spaced from the plurality of fins 114 is shown. The air gap 159 is located below the air gap seal 157.

Referring now to FIG. 4O, an etch stop layer 164 is deposited on the top surface of the substrate 100. In some examples, the etch stop layer 164 includes

SiOC, although other materials may be used. In some examples, the SiOC is deposited as described in commonly-assigned U.S. Patent Application Publication No. 2013/0330935, entitled "Remote Plasma Based Deposition of SiOC Class Films", which was previously incorporated by reference. ILD layer 166 is
5 deposited on the etch stop layer 164.

Referring now to FIGS. 4P-4T, various different etching steps are performed to open up different portions of the substrate. In FIGS. 4P-4Q, an example of various etch steps are shown. In FIG. 4P, the ILD layer 166 is etched to selectively expose underlying layers in a portion 190 of the etch stop layer 164.
10 In FIG. 4Q, the etch stop layer 164 is etched to open up portions of the gate capping layer 145, the air gap seal 157, the metal layers 155 and the ILD layer 132 for further processing.

In FIGS. 4R and 4S, the ILD layer 166 and the etch stop layer 164 are etched to selectively expose underlying layers in portions 192 of the substrate
15 100. In FIG. 4S, different portions of the air gap seal 157, the metal layers 155 and the ILD layer 132 are opened up for further processing.

In FIG. 4T, the ILD layer 166 is patterned and etched to expose underlying layers in portions 198 and 200 of the substrate 100. Portions of the air gap seal 157, the metal layers 155, the RMG 138 and the ILD layer 132 are opened up for
20 further processing. As can be appreciated, various other sublayers may be opened up for further processing.

OTHER EMBODIMENTS

In various other embodiments SnO_2 layers and hydrogen plasma etch can be used in the following applications.

25 In some embodiments, SnO_2 layers are used as dummy gates instead of commonly used polysilicon dummy gates. For example, the process flow, previously described with reference to Figures 4A - 4T, is modified in this embodiment such that the dummy gate 118 is made of SnO_2 , while the spacer 128 is made from a material that does not include SnO_2 . For example, in this embodiment the spacer 128 may be a
30 SiN spacer. The modified method involves etching the dummy gate 118 using H_2

plasma chemistry for the dummy gate removal. In one implementation, the method involves forming an SnO₂ dummy gate on the semiconductor substrate; processing the semiconductor substrate in a presence of the SnO₂ dummy gate, where processing may involve deposition and/or etching of materials on the semiconductor substrate; 5 etching the SnO₂ dummy gate with a plasma formed in a process gas comprising H₂ to form a recessed feature in place of the dummy gate and depositing a high-k dielectric material into the formed recessed feature to thereby form a gate in place of the dummy gate. In some embodiments the hydrogen plasma etch during dummy gate removal involves etching using a plasma formed at a process gas comprising at least 10 about 50% H₂ and at a temperature of less than about 100 °C. The etching in some embodiments is performed selectively to one or more materials selected from the group consisting of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN, where these materials may be exposed on the substrate before etch or may become exposed during the etch. The benefits of using SnO₂ for the dummy gate, and H₂ plasma for dummy 15 gate etch include easy removal of SnO₂ selective to SiO₂ and low-k spacer, and high temperature resistance.

In other embodiments, SnO₂ layers are used as high-resistance resistors in BEOL applications. This is a useful application because polysilicon is not available in BEOL.

20 In other embodiments SnO₂ layers are used as an implant screen. This application requires low deposition temperature, which is available for SnO₂ deposition, and highly selective removal, which can be achieved by hydrogen plasma etch. Advantageously, no HF dipping is required when hydrogen plasma removal is used.

25

APPARATUS

The hydrogen plasma etching methods described herein can be carried out in a variety of apparatuses. A suitable apparatus includes an etch process chamber, a substrate holder in the etch process chamber configured to hold the 30 substrate in place during etching, and a plasma generating mechanism configured for generating a plasma in a process gas.

Examples of suitable apparatuses include inductively coupled plasma (ICP) reactors which, in certain embodiments, may also be suitable for cyclic deposition and activation processes, including atomic layer etching (ALE) operations and atomic layer deposition (ALD) operations. Such ICP reactors have also been
5 described in U.S. Patent No. 9,362,133, issued on June 7, 2016, and titled “Method for Forming a Mask by Etching Conformal Film on Patterned Ashable Hardmask”, which is hereby incorporated by reference in its entirety and for all purposes. Although ICP reactors are described herein in detail, it should be understood that capacitively coupled plasma reactors may also be used.

10 Figure 5 schematically shows a cross-sectional view of an inductively coupled plasma integrated etching and deposition apparatus 400 appropriate for implementing hydrogen plasma etching described herein, an example of which is a Kiyo® reactor, produced by Lam Research Corp. of Fremont, CA. The inductively coupled plasma apparatus 400 includes an overall process chamber 424 structurally
15 defined by chamber walls 401 and a window 411. The chamber walls 401 may be fabricated from stainless steel or aluminum. The window 411 may be fabricated from quartz or other dielectric material. An optional internal plasma grid 450 divides the overall process chamber into an upper sub-chamber 402 and a lower sub-chamber 403. In most embodiments, plasma grid 450 may be removed, thereby utilizing a
20 chamber space made of sub-chambers 402 and 403. A chuck 417 is positioned within the lower sub-chamber 403 near the bottom inner surface. The chuck 417 is configured to receive and hold a semiconductor wafer 419 upon which the etching and deposition processes are performed. The chuck 417 can be an electrostatic chuck for supporting the wafer 419 when present. In some embodiments, an edge ring (not
25 shown) surrounds chuck 417, and has an upper surface that is approximately planar with a top surface of the wafer 419, when present over chuck 417. The chuck 417 also includes electrostatic electrodes for chucking and dechucking the wafer 419. A filter and DC clamp power supply (not shown) may be provided for this purpose. Other control systems for lifting the wafer 419 off the chuck 417 can also be
30 provided. The chuck 417 can be electrically charged using an RF power supply 423. The RF power supply 423 is connected to matching circuitry 421 through a connection 427. The matching circuitry 421 is connected to the chuck 417 through a connection 425. In this manner, the RF power supply 423 is connected to the chuck

417. In various embodiments, a bias power of the electrostatic chuck may be set at about 50Vb or may be set at a different bias power depending on the process performed in accordance with disclosed embodiments. For example, the bias power may be between about 20 Vb and about 100 Vb, or between about 30 Vb and about 150 Vb.

Elements for plasma generation include a coil 433 is positioned above window 411. In some embodiments, a coil is not used in disclosed embodiments. The coil 433 is fabricated from an electrically conductive material and includes at least one complete turn. The example of a coil 433 shown in Figure 4 includes three turns. The cross-sections of coil 433 are shown with symbols, and coils having an “X” extend rotationally into the page, while coils having a “●” extend rotationally out of the page. Elements for plasma generation also include an RF power supply 441 configured to supply RF power to the coil 433. In general, the RF power supply 441 is connected to matching circuitry 439 through a connection 445. The matching circuitry 439 is connected to the coil 433 through a connection 443. In this manner, the RF power supply 441 is connected to the coil 433. An optional Faraday shield 449a is positioned between the coil 433 and the window 411. The Faraday shield 449a may be maintained in a spaced apart relationship relative to the coil 433. In some embodiments, the Faraday shield 449a is disposed immediately above the window 411. In some embodiments, the Faraday shield 449b is between the window 411 and the chuck 417. In some embodiments, the Faraday shield 449b is not maintained in a spaced apart relationship relative to the coil 433. For example, the Faraday shield 449b may be directly below the window 411 without a gap. The coil 433, the Faraday shield 449a, and the window 411 are each configured to be substantially parallel to one another. The Faraday shield 449a may prevent metal or other species from depositing on the window 411 of the process chamber 424.

Process gas (e.g. H₂ and He, etc.) may be flowed into the process chamber through one or more main gas flow inlets 460 positioned in the upper sub-chamber 402 and/or through one or more side gas flow inlets 470. Likewise, though not explicitly shown, similar gas flow inlets may be used to supply process gases to a capacitively coupled plasma processing chamber. A vacuum pump, e.g., a one or two stage mechanical dry pump and/or turbomolecular pump 440, may be used to draw process gases out of the process chamber 424 and to maintain a pressure within the

process chamber 424. For example, the vacuum pump may be used to evacuate the lower sub-chamber 403 during a purge operation of. A valve-controlled conduit may be used to fluidically connect the vacuum pump to the process chamber 424 so as to selectively control application of the vacuum environment provided by the vacuum pump. This may be done employing a closed-loop-controlled flow restriction device, such as a throttle valve (not shown) or a pendulum valve (not shown), during operational plasma processing. Likewise, a vacuum pump and valve controlled fluidic connection to the capacitively coupled plasma processing chamber may also be employed.

During operation of the apparatus 400, one or more process gases such as an H₂-containing gas, may be supplied through the gas flow inlets 460 and/or 470. In certain embodiments, process gas may be supplied only through the main gas flow inlet 460, or only through the side gas flow inlet 470. In some cases, the gas flow inlets shown in the figure may be replaced by more complex gas flow inlets, one or more showerheads, for example. The Faraday shield 449a and/or optional grid 450 may include internal channels and holes that allow delivery of process gases to the process chamber 424. Either or both of Faraday shield 449a and optional grid 450 may serve as a showerhead for delivery of process gases. In some embodiments, a liquid vaporization and delivery system may be situated upstream of the process chamber 424, such that once a liquid reactant or precursor is vaporized, the vaporized reactant or precursor is introduced into the process chamber 424 via a gas flow inlet 460 and/or 470.

Radio frequency power is supplied from the RF power supply 441 to the coil 433 to cause an RF current to flow through the coil 433. The RF current flowing through the coil 433 generates an electromagnetic field about the coil 433. The electromagnetic field generates an inductive current within the upper sub-chamber 402. The physical and chemical interactions of various generated ions and radicals with the wafer 419 etch features of and selectively deposit layers on the wafer 419.

If the plasma grid 450 is used such that there is both an upper sub-chamber 402 and a lower sub-chamber 403, the inductive current acts on the gas present in the upper sub-chamber 402 to generate an electron-ion plasma in the upper sub-chamber 402. The optional internal plasma grid 450 limits the amount of hot electrons in the lower sub-chamber 403. In some embodiments, the apparatus 400 is designed and

operated such that the plasma present in the lower sub-chamber 403 is an ion-ion plasma.

Both the upper electron-ion plasma and the lower ion-ion plasma may contain positive and negative ions, though the ion-ion plasma will have a greater ratio
5 of negative ions to positive ions. Volatile etching and/or deposition byproducts may be removed from the lower sub-chamber 403 through port 422. For example, SnH_4 generated during etching of SnO_2 using H_2 plasma can be removed through port 422 during purging and/or evacuation. The chuck 417 disclosed herein may operate at elevated temperatures ranging between about 10°C and about 250°C . The
10 temperature will depend on the process operation and specific recipe. In some embodiments the apparatus is controlled to conduct the etching at a temperature of less than about 100°C .

Apparatus 400 may be coupled to facilities (not shown) when installed in a clean room or a fabrication facility. Facilities include plumbing that provide
15 processing gases, vacuum, temperature control, and environmental particle control. These facilities are coupled to apparatus 400, when installed in the target fabrication facility. Additionally, apparatus 400 may be coupled to a transfer chamber that allows robotics to transfer semiconductor wafers into and out of apparatus 400 using typical automation.

20 In some embodiments, a system controller 430 (which may include one or more physical or logical controllers) controls some or all of the operations of a process chamber 424. The system controller 430 may include one or more memory devices and one or more processors. In some embodiments, the apparatus 400 includes a switching system for controlling flow rates of the process gases. The
25 controller, in some embodiments, includes program instructions for causing the steps of any of the methods provided herein.

In some implementations, the system controller 430 is part of a system, which may be part of the above-described examples. Such systems can include semiconductor processing equipment, including a processing tool or tools, chamber or
30 chambers, a platform or platforms for processing, and/or specific processing components (a wafer pedestal, a gas flow system, etc.). These systems may be integrated with electronics for controlling their operation before, during, and after

processing of a semiconductor wafer or substrate. The electronics may be integrated into the system controller 430, which may control various components or subparts of the system or systems. The system controller, depending on the processing parameters and/or the type of system, may be programmed to control any of the processes disclosed herein, including the delivery of processing gases, temperature settings (e.g., heating and/or cooling), pressure settings, vacuum settings, power settings, radio frequency (RF) generator settings, RF matching circuit settings, frequency settings, flow rate settings, fluid delivery settings, positional and operation settings, wafer transfers into and out of a tool and other transfer tools and/or load locks connected to or interfaced with a specific system.

Broadly speaking, the system controller 430 may be defined as electronics having various integrated circuits, logic, memory, and/or software that receive instructions, issue instructions, control operation, enable cleaning operations, enable endpoint measurements, and the like. The integrated circuits may include chips in the form of firmware that store program instructions, digital signal processors (DSPs), chips defined as application specific integrated circuits (ASICs), and/or one or more microprocessors, or microcontrollers that execute program instructions (e.g., software). Program instructions may be instructions communicated to the controller in the form of various individual settings (or program files), defining operational parameters for carrying out a particular process on or for a semiconductor wafer or to a system. The operational parameters may, in some embodiments, be part of a recipe defined by process engineers to accomplish one or more processing steps during the fabrication or removal of one or more layers, materials, metals, oxides, silicon, silicon dioxide, surfaces, circuits, and/or dies of a wafer.

The system controller 430, in some implementations, may be a part of or coupled to a computer that is integrated with, coupled to the system, otherwise networked to the system, or a combination thereof. For example, the controller may be in the “cloud” or all or a part of a fab host computer system, which can allow for remote access of the wafer processing. The computer may enable remote access to the system to monitor current progress of fabrication operations, examine a history of past fabrication operations, examine trends or performance metrics from a plurality of fabrication operations, to change parameters of current processing, to set processing steps to follow a current processing, or to start a new process. In some examples, a

remote computer (e.g. a server) can provide process recipes to a system over a network, which may include a local network or the Internet. The remote computer may include a user interface that enables entry or programming of parameters and/or settings, which are then communicated to the system from the remote computer. In
5 some examples, the system controller 430 receives instructions in the form of data, which specify parameters for each of the processing steps to be performed during one or more operations. It should be understood that the parameters may be specific to the type of process to be performed and the type of tool that the controller is configured to interface with or control. Thus as described above, the system controller 430 may be
10 distributed, such as by including one or more discrete controllers that are networked together and working towards a common purpose, such as the processes and controls described herein. An example of a distributed controller for such purposes would be one or more integrated circuits on a chamber in communication with one or more integrated circuits located remotely (such as at the platform level or as part of a
15 remote computer) that combine to control a process on the chamber.

Without limitation, example systems may include a plasma etch chamber or module, a deposition chamber or module, a spin-rinse chamber or module, a metal plating chamber or module, a clean chamber or module, a bevel edge etch chamber or module, a physical vapor deposition (PVD) chamber or module, a chemical vapor
20 deposition (CVD) chamber or module, an ALD chamber or module, an ALE chamber or module, an ion implantation chamber or module, a track chamber or module, and any other semiconductor processing systems that may be associated or used in the fabrication and/or manufacturing of semiconductor wafers.

As noted above, depending on the process step or steps to be performed by
25 the tool, the controller might communicate with one or more of other tool circuits or modules, other tool components, cluster tools, other tool interfaces, adjacent tools, neighboring tools, tools located throughout a factory, a main computer, another controller, or tools used in material transport that bring containers of wafers to and from tool locations and/or load ports in a semiconductor manufacturing factory.

30 Figure 6 depicts a semiconductor process cluster architecture with various modules that interface with a vacuum transfer module 538 (VTM). The arrangement of various modules to “transfer” wafers among multiple storage facilities and processing modules may be referred to as a “cluster tool architecture” system.

Airlock 530, also known as a loadlock or transfer module, interfaces with the VTM 538 which, in turn, interfaces with four processing modules 520a-520d, which may be individual optimized to perform various fabrication processes. By way of example, processing modules 520a-520d may be implemented to perform substrate etching, deposition, ion implantation, wafer cleaning, sputtering, and/or other semiconductor processes. In some embodiments, SnO₂ deposition and SnO₂ etching are performed in the same module. In some embodiments, SnO₂ deposition and SnO₂ etching are performed in different modules of the same tool. One or more of the substrate etching processing modules (any of 520a-520d) may be implemented as disclosed herein, e.g.,
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
105
110
115
120
125
130
135
140
145
150
155
160
165
170
175
180
185
190
195
200
205
210
215
220
225
230
235
240
245
250
255
260
265
270
275
280
285
290
295
300
305
310
315
320
325
330
335
340
345
350
355
360
365
370
375
380
385
390
395
400
405
410
415
420
425
430
435
440
445
450
455
460
465
470
475
480
485
490
495
500
505
510
515
520
525
530
535
540
545
550
555
560
565
570
575
580
585
590
595
600
605
610
615
620
625
630
635
640
645
650
655
660
665
670
675
680
685
690
695
700
705
710
715
720
725
730
735
740
745
750
755
760
765
770
775
780
785
790
795
800
805
810
815
820
825
830
835
840
845
850
855
860
865
870
875
880
885
890
895
900
905
910
915
920
925
930
935
940
945
950
955
960
965
970
975
980
985
990
995
1000
1005
1010
1015
1020
1025
1030
1035
1040
1045
1050
1055
1060
1065
1070
1075
1080
1085
1090
1095
1100
1105
1110
1115
1120
1125
1130
1135
1140
1145
1150
1155
1160
1165
1170
1175
1180
1185
1190
1195
1200
1205
1210
1215
1220
1225
1230
1235
1240
1245
1250
1255
1260
1265
1270
1275
1280
1285
1290
1295
1300
1305
1310
1315
1320
1325
1330
1335
1340
1345
1350
1355
1360
1365
1370
1375
1380
1385
1390
1395
1400
1405
1410
1415
1420
1425
1430
1435
1440
1445
1450
1455
1460
1465
1470
1475
1480
1485
1490
1495
1500
1505
1510
1515
1520
1525
1530
1535
1540
1545
1550
1555
1560
1565
1570
1575
1580
1585
1590
1595
1600
1605
1610
1615
1620
1625
1630
1635
1640
1645
1650
1655
1660
1665
1670
1675
1680
1685
1690
1695
1700
1705
1710
1715
1720
1725
1730
1735
1740
1745
1750
1755
1760
1765
1770
1775
1780
1785
1790
1795
1800
1805
1810
1815
1820
1825
1830
1835
1840
1845
1850
1855
1860
1865
1870
1875
1880
1885
1890
1895
1900
1905
1910
1915
1920
1925
1930
1935
1940
1945
1950
1955
1960
1965
1970
1975
1980
1985
1990
1995
2000
2005
2010
2015
2020
2025
2030
2035
2040
2045
2050
2055
2060
2065
2070
2075
2080
2085
2090
2095
2100
2105
2110
2115
2120
2125
2130
2135
2140
2145
2150
2155
2160
2165
2170
2175
2180
2185
2190
2195
2200
2205
2210
2215
2220
2225
2230
2235
2240
2245
2250
2255
2260
2265
2270
2275
2280
2285
2290
2295
2300
2305
2310
2315
2320
2325
2330
2335
2340
2345
2350
2355
2360
2365
2370
2375
2380
2385
2390
2395
2400
2405
2410
2415
2420
2425
2430
2435
2440
2445
2450
2455
2460
2465
2470
2475
2480
2485
2490
2495
2500
2505
2510
2515
2520
2525
2530
2535
2540
2545
2550
2555
2560
2565
2570
2575
2580
2585
2590
2595
2600
2605
2610
2615
2620
2625
2630
2635
2640
2645
2650
2655
2660
2665
2670
2675
2680
2685
2690
2695
2700
2705
2710
2715
2720
2725
2730
2735
2740
2745
2750
2755
2760
2765
2770
2775
2780
2785
2790
2795
2800
2805
2810
2815
2820
2825
2830
2835
2840
2845
2850
2855
2860
2865
2870
2875
2880
2885
2890
2895
2900
2905
2910
2915
2920
2925
2930
2935
2940
2945
2950
2955
2960
2965
2970
2975
2980
2985
2990
2995
3000
3005
3010
3015
3020
3025
3030
3035
3040
3045
3050
3055
3060
3065
3070
3075
3080
3085
3090
3095
3100
3105
3110
3115
3120
3125
3130
3135
3140
3145
3150
3155
3160
3165
3170
3175
3180
3185
3190
3195
3200
3205
3210
3215
3220
3225
3230
3235
3240
3245
3250
3255
3260
3265
3270
3275
3280
3285
3290
3295
3300
3305
3310
3315
3320
3325
3330
3335
3340
3345
3350
3355
3360
3365
3370
3375
3380
3385
3390
3395
3400
3405
3410
3415
3420
3425
3430
3435
3440
3445
3450
3455
3460
3465
3470
3475
3480
3485
3490
3495
3500
3505
3510
3515
3520
3525
3530
3535
3540
3545
3550
3555
3560
3565
3570
3575
3580
3585
3590
3595
3600
3605
3610
3615
3620
3625
3630
3635
3640
3645
3650
3655
3660
3665
3670
3675
3680
3685
3690
3695
3700
3705
3710
3715
3720
3725
3730
3735
3740
3745
3750
3755
3760
3765
3770
3775
3780
3785
3790
3795
3800
3805
3810
3815
3820
3825
3830
3835
3840
3845
3850
3855
3860
3865
3870
3875
3880
3885
3890
3895
3900
3905
3910
3915
3920
3925
3930
3935
3940
3945
3950
3955
3960
3965
3970
3975
3980
3985
3990
3995
4000
4005
4010
4015
4020
4025
4030
4035
4040
4045
4050
4055
4060
4065
4070
4075
4080
4085
4090
4095
4100
4105
4110
4115
4120
4125
4130
4135
4140
4145
4150
4155
4160
4165
4170
4175
4180
4185
4190
4195
4200
4205
4210
4215
4220
4225
4230
4235
4240
4245
4250
4255
4260
4265
4270
4275
4280
4285
4290
4295
4300
4305
4310
4315
4320
4325
4330
4335
4340
4345
4350
4355
4360
4365
4370
4375
4380
4385
4390
4395
4400
4405
4410
4415
4420
4425
4430
4435
4440
4445
4450
4455
4460
4465
4470
4475
4480
4485
4490
4495
4500
4505
4510
4515
4520
4525
4530
4535
4540
4545
4550
4555
4560
4565
4570
4575
4580
4585
4590
4595
4600
4605
4610
4615
4620
4625
4630
4635
4640
4645
4650
4655
4660
4665
4670
4675
4680
4685
4690
4695
4700
4705
4710
4715
4720
4725
4730
4735
4740
4745
4750
4755
4760
4765
4770
4775
4780
4785
4790
4795
4800
4805
4810
4815
4820
4825
4830
4835
4840
4845
4850
4855
4860
4865
4870
4875
4880
4885
4890
4895
4900
4905
4910
4915
4920
4925
4930
4935
4940
4945
4950
4955
4960
4965
4970
4975
4980
4985
4990
4995
5000
5005
5010
5015
5020
5025
5030
5035
5040
5045
5050
5055
5060
5065
5070
5075
5080
5085
5090
5095
5100
5105
5110
5115
5120
5125
5130
5135
5140
5145
5150
5155
5160
5165
5170
5175
5180
5185
5190
5195
5200
5205
5210
5215
5220
5225
5230
5235
5240
5245
5250
5255
5260
5265
5270
5275
5280
5285
5290
5295
5300
5305
5310
5315
5320
5325
5330
5335
5340
5345
5350
5355
5360
5365
5370
5375
5380
5385
5390
5395
5400
5405
5410
5415
5420
5425
5430
5435
5440
5445
5450
5455
5460
5465
5470
5475
5480
5485
5490
5495
5500
5505
5510
5515
5520
5525
5530
5535
5540
5545
5550
5555
5560
5565
5570
5575
5580
5585
5590
5595
5600
5605
5610
5615
5620
5625
5630
5635
5640
5645
5650
5655
5660
5665
5670
5675
5680
5685
5690
5695
5700
5705
5710
5715
5720
5725
5730
5735
5740
5745
5750
5755
5760
5765
5770
5775
5780
5785
5790
5795
5800
5805
5810
5815
5820
5825
5830
5835
5840
5845
5850
5855
5860
5865
5870
5875
5880
5885
5890
5895
5900
5905
5910
5915
5920
5925
5930
5935
5940
5945
5950
5955
5960
5965
5970
5975
5980
5985
5990
5995
6000
6005
6010
6015
6020
6025
6030
6035
6040
6045
6050
6055
6060
6065
6070
6075
6080
6085
6090
6095
6100
6105
6110
6115
6120
6125
6130
6135
6140
6145
6150
6155
6160
6165
6170
6175
6180
6185
6190
6195
6200
6205
6210
6215
6220
6225
6230
6235
6240
6245
6250
6255
6260
6265
6270
6275
6280
6285
6290
6295
6300
6305
6310
6315
6320
6325
6330
6335
6340
6345
6350
6355
6360
6365
6370
6375
6380
6385
6390
6395
6400
6405
6410
6415
6420
6425
6430
6435
6440
6445
6450
6455
6460
6465
6470
6475
6480
6485
6490
6495
6500
6505
6510
6515
6520
6525
6530
6535
6540
6545
6550
6555
6560
6565
6570
6575
6580
6585
6590
6595
6600
6605
6610
6615
6620
6625
6630
6635
6640
6645
6650
6655
6660
6665
6670
6675
6680
6685
6690
6695
6700
6705
6710
6715
6720
6725
6730
6735
6740
6745
6750
6755
6760
6765
6770
6775
6780
6785
6790
6795
6800
6805
6810
6815
6820
6825
6830
6835
6840
6845
6850
6855
6860
6865
6870
6875
6880
6885
6890
6895
6900
6905
6910
6915
6920
6925
6930
6935
6940
6945
6950
6955
6960
6965
6970
6975
6980
6985
6990
6995
7000
7005
7010
7015
7020
7025
7030
7035
7040
7045
7050
7055
7060
7065
7070
7075
7080
7085
7090
7095
7100
7105
7110
7115
7120
7125
7130
7135
7140
7145
7150
7155
7160
7165
7170
7175
7180
7185
7190
7195
7200
7205
7210
7215
7220
7225
7230
7235
7240
7245
7250
7255
7260
7265
7270
7275
7280
7285
7290
7295
7300
7305
7310
7315
7320
7325
7330
7335
7340
7345
7350
7355
7360
7365
7370
7375
7380
7385
7390
7395
7400
7405
7410
7415
7420
7425
7430
7435
7440
7445
7450
7455
7460
7465
7470
7475
7480
7485
7490
7495
7500
7505
7510
7515
7520
7525
7530
7535
7540
7545
7550
7555
7560
7565
7570
7575
7580
7585
7590
7595
7600
7605
7610
7615
7620
7625
7630
7635
7640
7645
7650
7655
7660
7665
7670
7675
7680
7685
7690
7695
7700
7705
7710
7715
7720
7725
7730
7735
7740
7745
7750
7755
7760
7765
7770
7775
7780
7785
7790
7795
7800
7805
7810
7815
7820
7825
7830
7835
7840
7845
7850
7855
7860
7865
7870
7875
7880
7885
7890
7895
7900
7905
7910
7915
7920
7925
7930
7935
7940
7945
7950
7955
7960
7965
7970
7975
7980
7985
7990
7995
8000
8005
8010
8015
8020
8025
8030
8035
8040
8045
8050
8055
8060
8065
8070
8075
8080
8085
8090
8095
8100
8105
8110
8115
8120
8125
8130
8135
8140
8145
8150
8155
8160
8165
8170
8175
8180
8185
8190
8195
8200
8205
8210
8215
8220
8225
8230
8235
8240
8245
8250
8255
8260
8265
8270
8275
8280
8285
8290
8295
8300
8305
8310
8315
8320
8325
8330
8335
8340
8345
8350
8355
8360
8365
8370
8375
8380
8385
8390
8395
8400
8405
8410
8415
8420
8425
8430
8435
8440
8445
8450
8455
8460
8465
8470
8475
8480
8485
8490
8495
8500
8505
8510
8515
8520
8525
8530
8535
8540
8545
8550
8555
8560
8565
8570
8575
8580
8585
8590
8595
8600
8605
8610
8615
8620
8625
8630
8635
8640
8645
8650
8655
8660
8665
8670
8675
8680
8685
8690
8695
8700
8705
8710
8715
8720
8725
8730
8735
8740
8745
8750
8755
8760
8765
8770
8775
8780
8785
8790
8795
8800
8805
8810
8815
8820
8825
8830
8835
8840
8845
8850
8855
8860
8865
8870
8875
8880
8885
8890
8895
8900
8905
8910
8915
8920
8925
8930
8935
8940
8945
8950
8955
8960
8965
8970
8975
8980
8985
8990
8995
9000
9005
9010
9015
9020
9025
9030
9035
9040
9045
9050
9055
9060
9065
9070
9075
9080
9085
9090
9095
9100
9105
9110
9115
9120
9125
9130
9135
9140
9145
9150
9155
9160
9165
9170
9175
9180
9185
9190
9195
9200
9205
9210
9215
9220
9225
9230
9235
9240
9245
9250
9255
9260
9265
9270
9275
9280
9285
9290
9295
9300
9305
9310
9315
9320
9325
9330
9335
9340
9345
9350
9355
9360
9365
9370
9375
9380
9385
9390
9395
9400
9405
9410
9415
9420
9425
9430
9435
9440
9445
9450
9455
9460
9465
9470
9475
9480
9485
9490
9495
9500
9505
9510
9515
9520
9525
9530
9535
9540
9545
9550
9555
9560
9565
9570
9575
9580
9585
9590
9595
9600
9605
9610
9615
9620
9625
9630
9635
9640
9645
9650
9655
9660
9665
9670
9675
9680
9685
9690
9695
9700
9705
9710
9715
9720
9725
9730
9735
9740
9745
9750
9755
9760
9765
9770
9775
9780
9785
9790
9795
9800
9805
9810
9815
9820
9825
9830
9835
9840
9845
9850
9855
9860
9865
9870
9875
9880
9885
9890
9895
9900
9905
9910
9915
9920
9925
9930
9935
9940
9945
9950
9955
9960
9965
9970
9975
9980
9985
9990
9995
10000
10005
10010
10015
10020
10025
10030
10035
10040
10045
10050
10055
10060
10065
10070
10075
10080
10085
10090
10095
10100
10105
10110
10115
10120
10125
10130
10135
10140
10145
10150
10155
10160
10165
10170
10175
10180
10185
10190
10195
10200
10205
10210
10215
10220
10225
10230
10235
10240
10245
10250
10255
10260
1

526 may be moved by the front-end robot 532 to one of the FOUPs 534 or to the aligner 544.

It should be noted that the computer controlling the wafer movement can be local to the cluster architecture, or can be located external to the cluster architecture in the manufacturing floor, or in a remote location and connected to the cluster architecture via a network. A controller as described above with respect to Figure 5 may be implemented with the tool in Figure 6. Machine-readable media containing instructions for controlling process operations in accordance with the present invention may be coupled to the system controller.

In some embodiments an apparatus is provided, where the apparatus includes a process chamber having a substrate holder configured for holding the semiconductor substrate during etching; a plasma generator configured for generating a plasma in a process gas; and a controller. The controller includes program instructions for implementing any of the methods describing herein. In one embodiment, the controller includes program instructions for causing the etching of the SnO₂ layer on the semiconductor substrate at a temperature of less than about 100 °C, wherein causing the etching comprises causing an exposure of the semiconductor substrate to a plasma formed in a process gas comprising at least about 50% H₂.

In another aspect a non-transitory computer machine-readable medium is provided, where it includes code for causing the etching of the SnO₂ layer on the semiconductor substrate at a temperature of less than about 100 °C, wherein causing the etching comprises causing an exposure of the semiconductor substrate to a plasma formed in a process gas comprising at least about 50% H₂.

In another aspect, a system for forming an air gap on a semiconductor substrate is provided. The system includes one or more deposition chambers; one or more etch chambers; and a controller. The controller includes program instructions for implementing any air gap formation methods described herein. For example, the controller may include instructions for causing the steps of (i) on a semiconductor substrate having an exposed layer of a first material, an exposed layer of a second material, and an exposed layer of SnO₂ positioned between the layer of the first material and the layer of the second material, selectively etching the exposed SnO₂ relative to both the first and the second materials using a hydrogen plasma etch

chemistry, and thereby forming a recessed feature between the first and second materials; and (ii) depositing a third material over the recessed feature without fully filling the recessed feature, and thereby forming the air gap between the layer of the first material and the layer of the second material.

5 In another aspect, the system includes any of the apparatuses and systems described herein and a stepper.

 In another aspect a non-transitory computer machine-readable medium is provided, where it includes code for: (i) on a semiconductor substrate having an exposed layer of a first material, an exposed layer of a second material, and an
10 exposed layer of SnO₂ positioned between the layer of the first material and the layer of the second material, selectively etching the exposed SnO₂ relative to both the first and the second materials using a hydrogen plasma etch chemistry, and thereby forming a recessed feature between the first and second materials; and (ii) depositing a third material over the recessed feature without fully filling the recessed feature, and
15 thereby forming the air gap between the layer of the first material and the layer of the second material.

FURTHER IMPLEMENTATIONS

 The apparatus and processes described herein may be used in conjunction with
20 lithographic patterning tools or processes, for example, for the fabrication or manufacture of semiconductor devices, displays, LEDs, photovoltaic panels, and the like. Typically, though not necessarily, such apparatus and processes will be used or conducted together in a common fabrication facility. Lithographic patterning of a film typically comprises some or all of the following steps, each step enabled with a
25 number of possible tools: (1) application of photoresist on a work piece, i.e., a substrate, using a spin-on or spray-on tool; (2) curing of photoresist using a hot plate or furnace or UV curing tool; (3) exposing the photoresist to visible or UV or x-ray light with a tool such as a wafer stepper; (4) developing the resist so as to selectively remove resist and thereby pattern it using a tool such as a wet bench; (5) transferring
30 the resist pattern into an underlying film or work piece by using a dry or plasma-assisted etching tool; and (6) removing the resist using a tool such as an RF or microwave plasma resist stripper.

CLAIMS

- 5 1. A method of processing a semiconductor substrate, the method comprising:
 (a) providing a semiconductor substrate having an exposed SnO₂ layer;
 (b) etching the SnO₂ layer at a temperature of less than about 100 °C, wherein
the etching comprises exposing the semiconductor substrate to a plasma formed in a
process gas comprising at least about 50% H₂.
- 10 2. The method of claim 1, wherein the substrate provided in (a) further comprises an
exposed second material selected from the group consisting of SiO₂, SiC, SiN, SiOC,
SiNO, SiCNO, and SiCN, and wherein (b) comprises etching SnO₂ with an etch
selectivity of at least about 10 relative to the second material.
- 15 3. The method of claim 1, wherein the substrate provided in (a) further comprises an
exposed second material selected from the group consisting of SiO₂, SiC, SiN, SiOC,
SiNO, SiCNO, and SiCN, and wherein (b) comprises etching SnO₂ with an etch
selectivity of at least about 80 relative to the second material.
- 20 4. The method of claim 1, wherein the etching in (b) comprises exposing a second
material selected from the group consisting of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO,
and SiCN, and wherein (b) further comprises etching SnO₂ after the second material
has been exposed with an etch selectivity of at least about 10 relative to the second
25 material.
5. The method of claim 1, wherein the process gas comprises at least about 80% H₂.
6. The method of claim 1, wherein the process gas consists essentially of H₂.
- 30 7. The method of claim 1, wherein the process gas consists essentially of H₂ and an
inert gas.
8. The method of claim 1, wherein the process gas further comprises a hydrocarbon.

9. The method of claim 1, wherein the process gas further comprises Cl_2 .
10. The method of claim 1, wherein (b) comprises forming a plasma without using an external bias for the substrate.
- 5 11. The method of claim 1, wherein (b) comprises generating a plasma using a power density of between about 0.0018 and 0.36 W/cm^2 .
12. The method of claim 1, wherein the etching of SnO_2 is conducted at a pressure of
10 between about 1 and 175 mTorr.
13. The method of claim 1, wherein the process gas comprises H_2 and He.
14. The method of claim 1, wherein the process gas comprises H_2 , He and a
15 hydrocarbon.
15. The method of claim 1, further comprising, prior to (a), depositing the SnO_2 layer on the semiconductor substrate by atomic layer deposition.
- 20 16. The method of claim 1, wherein (b) comprises selectively etching SnO_2 in a presence of SiO_2 , wherein the etch selectivity is at least 10.
17. The method of claim 1, further comprising:
applying photoresist to the semiconductor substrate;
25 exposing the photoresist to light;
patterning the photoresist and transferring the pattern to the
substrate;
and selectively removing the photoresist from the substrate.
- 30 18. An apparatus for etching an SnO_2 layer, the apparatus comprising:
(a) a process chamber having a substrate holder configured for holding the semiconductor substrate during etching;

(b) a plasma generator configured for generating a plasma in a process gas;
and

(c) a controller comprising program instructions for:

causing the etching of the SnO₂ layer on the semiconductor substrate at
5 a temperature of less than about 100 °C, wherein causing the etching comprises
causing an exposure of the semiconductor substrate to a plasma formed in a process
gas comprising at least about 50% H₂.

19. A method for creating an air gap on a semiconductor substrate, the method
10 comprising:

(a) providing a semiconductor substrate having an exposed layer of a first
material, an exposed layer of a second material, and an exposed layer of SnO₂
positioned between the layer of the first material and the layer of the second material;

(b) selectively etching the exposed SnO₂ relative to both the first and the
15 second materials using a hydrogen plasma etch chemistry, and thereby forming a
recessed feature between the first and second materials; and

(c) depositing a third material over the recessed feature without fully filling
the recessed feature, and thereby forming the air gap between the layer of the first
material and the layer of the second material.

20. The method of claim 19, wherein the first material is selected from the group
consisting of SiO₂, SiC, SiN, SiOC, SiNO, SiCNO, and SiCN, and wherein the
second material is selected from the group consisting of SiO₂, SiC, SiN, SiOC, SiNO,
SiCNO, and SiCN.

21. The method of claim 19, wherein the first material and the second material are
25 the same.

22. The method of claim 19, wherein the third material is SiO₂.

23. The method of claim 19, wherein (b) comprises exposing the semiconductor
substrate to a plasma formed in a process gas comprising at least about 50% H₂.

24. The method of claim 19, wherein (b) comprises etching the exposed SnO₂ at a
30 temperature of less than about 100 °C.

25. The method of claim 19, wherein the exposed layer of SnO₂ residing between the layer of the first material and the layer of the second material has a width of between about 20 – 100 Å.

26. The method of claim 19, further comprising, prior to (a):

5 forming a gate on the semiconductor substrate;

forming a layer of the first material over the semiconductor substrate, such that the first material covers both sidewalls and a top surface of the gate;

forming an SnO₂ layer over the layer of the first material such that SnO₂ covers the first material both on the sidewalls and on the top surface of the gate;

10 forming a layer of the second material over the SnO₂ layer, such that the second material covers the SnO₂ both on the sidewalls and on the top surface of the gate; and

removing the second material from the horizontal surfaces of the substrate and thereby forming a structure provided in (a).

15 27. The method of claim 26, wherein the first material is SiN and the second material is SiO₂.

28. The method of claim 26, wherein the gate comprises a high-k oxide.

29. The method of claim 26, wherein SnO₂ is deposited to a thickness of between about 20 – 100 Å.

20

30. The method of claim 19, further comprising:

applying photoresist to the semiconductor substrate;

exposing the photoresist to light;

patterning the photoresist and transferring the pattern to the

25

substrate;

and selectively removing the photoresist from the substrate.

31. A system for forming an air gap on a semiconductor substrate, the system comprising:

(a) one or more deposition process chambers;

5 (b) one or more etch process chambers; and

(c) a controller comprising program instructions for causing the steps of:

(i) on a semiconductor substrate having an exposed layer of a first material, an exposed layer of a second material, and an exposed layer of SnO₂ positioned between the layer of the first material and the layer of the second material,
10 selectively etching the exposed SnO₂ relative to both the first and the second materials using a hydrogen plasma etch chemistry, and thereby forming a recessed feature between the first and second materials; and

(ii) depositing a third material over the recessed feature without fully filling the recessed feature, and thereby forming the air gap between the layer of the
15 first material and the layer of the second material.

32. The system of claim 32, further comprising a stepper.

33. A method for processing a semiconductor substrate, the method comprising:

(a) forming an SnO₂ dummy gate on the semiconductor substrate;

20 (b) processing the semiconductor substrate in a presence of the SnO₂ dummy gate;

(c) etching the SnO₂ dummy gate with a plasma formed in a process gas comprising H₂ to form a recessed feature in place of the dummy gate;

(d) depositing a high-k dielectric material into the formed recessed
25 feature to thereby form a gate in place of the dummy gate.

34. A system for processing a semiconductor substrate, the system comprising:

(a) one or more deposition process chambers;

(b) one or more etch process chambers; and

(c) a controller comprising program instructions for causing the steps

5 of:

(i) forming an SnO_2 dummy gate on the semiconductor substrate;

(ii) processing the semiconductor substrate in a presence of the SnO_2 dummy gate;

10 (iii) etching the SnO_2 dummy gate with a plasma formed in a process gas comprising H_2 to form a recessed feature in place of the dummy gate;

(iv) depositing a high-k dielectric material into the formed recessed feature to thereby form a gate in place of the dummy gate.

15

20