PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 7 : G06F 17/50

A2

(11) International Publication Number: WO 00/19343

(43) International Publication Date: 6 April 2000 (06.04.00)

(21) International Application Number: PCT/US99/22984

(22) International Filing Date: 30 September 1999 (30.09.99)

(30) Priority Data:
60/102,566 30 September 1998 (30.09.98) US

(71) Applicant: CADENCE DESIGN SYSTEMS, INC. [US/US]; 555 River Oaks Parkway, San Jose, CA 95314 (US).

(72) Inventors: CHANG, Henry; Apartment # 18, 437 South Mary, Sunnyvale, CA 94086 (US). COOKE, Larry; 25399 Spanish Ranch Road, Los Gatos, CA 95033 (US). HUNT, Merrill; 2460 Reillview Drive, Escondido, CA 92025 (US). KE, Wuudiann; 1086 Hunterston Place, Cupertino, CA 95014 (US). LENNARD, Christopher, K.; Apartment # 319–A, 745 South Bernardo Avenue, Sunnyvale, CA 94087 (US). MARTIN, Grant; 2424 Raven Road, Pleasanton, CA 94566 (US). PATERSON, Peter; 25585 Pacific Hills Drive, Mission Viejo, CA 92692 (US). TRUONG, Khoan; 2206 Glenview Drive, Milpitas, CA 95035 (US). VENKATRAMANI, Kumar; 19495 Via Real Drive, Saratoga, CA 95070 (US).

(74) Agents: TACHNER, Adam, H. et al.; Crosby, Heafey, Roach & May, Suite 1900, 4 Embarcadero Center, San Francisco, CA 94111–4106 (US).

(81) Designated States: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZA, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published
Without international search report and to be republished upon receipt of that report.

(54) Title: BLOCK BASED DESIGN METHODOLOGY

(57) Abstract

A method and apparatus for designing a circuit system, including selecting a plurality of pre–designed circuit blocks to be used to design the circuit system, collecting data reflecting the experience of the designer regarding the pre–designed circuit blocks, the designer's experience being adaptable to a processing method, accepting or rejecting a design of the circuit system in a manner based on the designer's experience data and acceptable degree of risk, upon acceptance, forming block specifications containing criteria and modified constraints for each of the circuit blocks, upon acceptance, forming block specifications for deploying the circuit blocks on a floor plan of a chip, as a system on a chip, in compliance with the criteria and modified constraints, and substantially without changing the selected circuit block and the processing method.