




PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G06F 12/00		A1	(11) International Publication Number: WO 97/24672
			(43) International Publication Date: 10 July 1997 (10.07.97)
(21) International Application Number: PCT/US96/11715		(81) Designated States: AL, AM, AT, AT (Utility model), AU, AZ, BB, BG, BR, BY, CA, CH, CN, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 15 July 1996 (15.07.96)			
(30) Priority Data: 08/580,323 28 December 1995 (28.12.95) US			
(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).			
(72) Inventors; and (75) Inventors/Applicants (for US only): DODD, James, M. [US/US]; 7640 Creekridge Lane, Citrus Heights, CA 95610 (US); MALINOWSKI, Richard [CA/US]; 9020 Riverwood Drive, Placerville, CA 95667 (US); LANGENDORF, Brian, K. [US/US]; 1910 Linhurst Court, El Dorado Hills, CA 95762 (US); HAYEK, George, R. [US/US]; 3132 Collingwood Drive, Cameron Park, CA 95682 (US).		Published With international search report.	
(74) Agents: MALLIE, Michael, J. et al.; Biakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025-1026 (US).			

(54) Title: PERFORMING SPECULATIVE SYSTEM MEMORY READS



(57) Abstract

A method of improving computer system performance during memory reads. Prior art computer systems experience a considerable time penalty during microprocessor reads from system memory. This time penalty is mitigated by the method of the present invention, wherein data is speculatively retrieved from system memory upon receipt of a microprocessor read request. A microprocessor (110) initiates a read request which is decoded by a memory controller (140). Before the decoding has completed, the memory controller speculatively begins to retrieve data from the system memory device (130). Thus if the decode step determines that the requested data is in system memory, the time required to retrieve the data is decreased.