

16
20
23
10
16
22
23
22
25
29
P
28
12
14
12
23
14
14c
P
26
24
27
29
18
38
16

Fig. 1




Fig. 2



CENTRAL PROCESSOR AND CONTROLLER
49
20
10 / 10a
18
38
12
30
46
48
42
44
43
23
34
32
36
37
X
22
23
22
23
20

Fig. 3




10 / 10a
23
32
23
34
22
23
23
58
P
52
30
54
50
56
P
12
24
P
P
60
60
23
18
38
16

Fig. 4

Fig. 5





80
29a+29b+94
36
37
P
B
29b
29a
A
32
82
P
90
84
46
44
32a
94
86
D1
D2
88
P
42
34
29a
29b
25
58
92
54
P
30
12
56
50
29b
29a
C1
27
18
C2
16

Fig. 6