



The invention relates to a control circuit for at least one clock electrode, constituting a capacitive load, of an integrated circuit, which control circuit comprises at least two controllable semiconductor switches each having an output coupled to a terminal of the clock electrode, an input coupled to an associated terminal for connection to an associated direct voltage and a control input coupled to an associated terminal for coupling to a clock pulse generator so that the clock electrode is periodically switchable between two direct voltages.

A control circuit of this type for an integrated circuit particularly implemented as an image sensor is known from an Article in Philips Technical Review, vol. 43, no. 1/2, December 1986, pp. 1 to 8, entitled "The accordion imager, a new solid-state image sensor". The two semiconductor switches are in the form of MOS transistors in which the output is a drain electrode, the input is a source electrode and the control input is a gate electrode. A first MOS transistor is of the p-channel type and a second is of the n-channel type and they are arranged in series between a terminal conveying a higher direct voltage and a terminal conveying a lower direct voltage. The gate electrodes are interconnected and are connected to the drain electrode of a third MOS transistor whose gate electrode is connected to the clock pulse generator. The three transistors jointly constitute an element of a shift register in which the gate electrode of the third transistor is connected to the drain electrodes of the first and second transistors of the previous shift register element. The described shift register implementation of the control circuit is specific of the so-called accordion control of the image sensor.

Apart from the specific implementation of the control circuit described it appears that the clock electrode is periodically switched between the higher direct voltage and the lower direct voltage. The clock electrode then has a capacitance which is periodically charged and discharged via a series resistor. The series resistor not only comprises the source drain resistor of the conducting transistor but also parasitic series resistors. Recharging of the clock electrode capacitance is thereby accompanied by dissipative losses. These losses are dependent on many factors, particularly on the height of the clock pulse frequency, the number of clock pulse phases, the values of the capacitances provided and the voltage difference between the higher and the lower voltage. The energy dissipation is not only unwanted because of its character of energy loss, but also because of heating of the integrated circuit.

It is an object of the invention *inter alia* to provide a control circuit for a clock electrode of an integrated circuit in which the energy dissipation is

reduced. To this end a control circuit according to the invention is characterized in that a terminal of the clock electrode in the control circuit is coupled to a DC terminal via a series arrangement of an inductance and a capacitance, whereby this inductance, together with this capacitance and a clock electrode capacitance constitute a resonant circuit, said clock pulse generator being suitable for supplying clock pulses to the control inputs of the semiconductor switches so that these are periodically and successively conducting with an interval therebetween in which both switches are non-conducting.

Due to the measure according to the invention the energy in the clock electrode capacitance is stored temporarily in the inductance of the resonant circuit so that this energy can be used again, which may lead to a considerable reduction of energy consumption.

It is to be noted that an inverter circuit for an inductive load comprising a gas discharge lamp in series with a coil and a bridge capacitor is known per se from DE-A 38.13.672, with a capacitor being arranged parallel to this series arrangement. This capacitor serves to suppress interference upon neighbouring radio receivers. However, the L-C series arrangement according to the present invention serves to reduce the energy dissipation in the integrated circuit.

The invention will be described by way of example with reference to the accompanying drawing in which

Fig. 1 shows diagrammatically an embodiment of a control circuit according to the invention and

Fig. 2 shows some time diagrams of voltages and a current to explain the operation of the circuit of Fig. 1.

In Fig. 1 the reference IC denotes an integrated circuit only a clock electrode E of which is shown partly. The integrated circuit IC may be in the form of an image or line sensor, a delay line, a memory, etc., for example, operating as a charge transfer device. The references E1, E10 and E100 denote some clock electrode strips which are present on or in the circuit IC and which may form part of the electrode E. The electrode E may also be in the form of a single strip. The reference ET denotes a terminal of the electrode E and a clock electrode voltage is denoted by UE between this terminal and a ground connection (0V). With respect to ground conveying the ground potential of 0V, the electrode E has a capacitance which is denoted by CE. The clock electrode capacitance CE is assumed to comprise parasitic capacitances. The clock electrode terminal ET is coupled to a junction point of two controllable semiconductor switches TP and TN shown as MOS transistors. The switch



to be further described as transistors TP and TN is of the p and of the n-channel type, respectively, as has been illustrated by means of an arrow head in a substrate connection of the transistor. Outputs of the transistors TP and TN shown as drain electrodes d are coupled to the clock electrode terminal ET. Inputs of the transistors TP and TN shown as source electrodes s are coupled to terminals conveying a direct voltage $+V_1$ and $0V$, respectively. Control inputs of the transistors TP and TN shown as gate electrodes g are coupled to terminals PT and NT, respectively, of a clock pulse generator CG. The generator CG applies clock pulse signals CP and CN to the terminals PT and NT, respectively. Assuming that the clock pulse signals CP and CN in the control circuit described so far are two clock pulse signals occurring in phase opposition and having the same variation, this circuit is known. However, according to an aspect of the invention the clock pulse signals CP and CN are not in phase opposition, which is illustrated by means of the signal variation shown in Fig. 2. Fig. 2 shows time diagrams as a function of time t with instants t_1 to t_9 . The clock pulse signals CP and CN show a voltage variation between $+V_a$ and $0V$. The voltage of $0V$ is present between the instants t_2 and t_3 , and t_8 and t_9 in the signal CP and during these periods the transistor TP is turned on between the terminal conveying the voltage $+V_a$ and the terminal ET, while due to $CN = 0V$ the transistor TN is turned off. The voltage of $+V_a$ is present between *inter alia* the instants t_5 and t_6 in the signal CN, the transistor TN being turned on while due to $CP = +V_a$ the transistor TP is turned off. Between the instants t_3 and t_5 , and t_6 and t_8 , with $CP = +V_a$ and $CN = 0V$ the two transistors TP and TN are turned off. The intervals between t_3 and t_5 and between t_6 and t_8 at the clock pulse signals CP and CN are an aspect of the invention.

According to another aspect of the invention the terminal ET of the clock electrode E is coupled to a DC terminal via a series arrangement (L, C) of an inductance L and a capacitance C. According to Fig. 1 this is the terminal conveying the ground potential of $0V$. The series arrangement (L, C) may alternatively be connected to a terminal conveying a different voltage. The reference I_L denotes a current through the inductance L. The reference U_C denotes a voltage across the capacitance C. The capacitance C may be present in the form of a capacitor in the control circuit or it may form part of the integrated circuit IC. The reference R_p denotes a parasitic resistance between the junction point of the transistors TP and TN and the inductance L and the clock electrode terminal ET. The resistance R_p is assumed to comprise all series resistors which exert influence when recharging the

clock electrode capacitance CE. The inductance L and the capacitances C and CE jointly constitute a resonant circuit (L, C, CE) in which the parasitic resistance R_p occurs.

Fig. 2 shows the voltage variation of the voltages U_E and U_C and the current variation of the current I_L . The current I_L has a more or less cosine-shaped variation between the instants t_2 and t_8 with respect to a zero current $0A$. In this case the voltage U_C has a small voltage variation. The value of the voltage variation is dependent on the value of the capacitance C with respect to the value of the clock electrode capacitance CE. If the capacitance C has a value which is a factor of the order of five larger than the value of the capacitance CE, the voltage U_C can be considered to be substantially constant. The voltage U_E has a signal variation at which the voltage $+V_a$ and the voltage $0V$ are present via the conducting transistors TP (t_2 to t_3 , and t_8 to t_9) and TN (t_5 to t_6), respectively. The resonant circuit (L, C, CE) is active during the intervals between the instants t_3 and t_5 as well as t_6 and t_8 with the transistors TP and TN being non-conducting. The references t_1 , t_4 and t_7 denote the intermediate instants of three intervals at which the current I_L is maximum. Fig. 2 shows an overshoot caused by the resonant circuit (L, C, CE) at the instants t_2 , t_5 and t_8 . The edge steepness of the overshoot is substantially determined by the value of the inductance L.

Fig. 2 shows that the time difference ($t_3 - t_2$) is smaller than the time difference ($t_6 - t_5$). Consequently, the time difference ($t_4 - t_1$) is smaller than the time difference ($t_7 - t_4$). The quotient of the time difference ($t_4 - t_1$) and the time difference ($t_7 - t_4$) which is equal to the clock pulse period of the signals CP and CN determines the duty cycle of the transistors TP and TN.

As compared with the known method of recharging the clock electrode capacitance C_1 , the use of the resonant circuit (L, C, CE) leads to a saving in energy.

The instants t_2 and t_5 at which the transistors TP and TN must be turned on under the control of the clock pulse signals CP and CN, respectively, are not critical due to the use of the MOS transistors TP and TN shown. This is due to the presence of a drain substrate diode in the MOS transistors. This diode becomes conducting before the instants t_2 and t_5 at the transistors TP and TN, respectively. This yields a further saving in energy because the source-drain voltage is decreased at the instant when the transistor is turned on. When using bipolar transistors instead of the MOS transistors TP and TN, a parallel diode may be arranged across the transistor so as to realise a non-critical turn-on.

Fig. 1 shows a single clock electrode terminal

ET for connection to the drain electrode d of the respective transistors TP and TN and the series arrangement (L, C). Instead, two or three terminals can be arranged proximate to or remote from each other at the integrated circuit IC.

If desired, parts of the control circuit can be integrated in the integrated circuit. The inductance L may be constituted in known manner by a gyrator circuit and a capacitance. In this case even the entire control circuit can be integrated in the integrated circuit.

Claims

1. A control circuit for at least one clock electrode, constituting a capacitive load, of an integrated circuit, which control circuit comprises at least two controllable semiconductor switches each having an output coupled to a terminal of the clock electrode, an input coupled to an associated terminal for connection to an associated direct voltage and a control input coupled to an associated terminal for coupling to a clock pulse generator so that the clock electrode is periodically switchable between two direct voltages, characterized in that a terminal of the clock electrode in the control circuit is coupled to a DC terminal via a series arrangement of an inductance and a capacitance, whereby this inductance, together with this capacitance and a clock electrode capacitance constitute a resonant circuit, said clock pulse generator being suitable for supplying clock pulses to the control inputs of the semiconductor switches so that these are periodically and successively conducting with an interval therebetween in which both switches are non-conducting.

2. A control circuit as claimed in Claim 1, characterized in that the said capacitance has a value which is a factor of the order of five larger than the value of the clock electrode capacitance.



This Sheet Has Been Replaced



5

10

15

20

25

30

35

40

45

50

55