

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
2 April 2009 (02.04.2009)

PCT

(10) International Publication Number
WO 2009/042156 A1

(51) International Patent Classification:
G06F 9/38 (2006.01) *G06F 17/30* (2006.01)
G06F 15/78 (2006.01)

(74) Agent: **LOGINOV, William, A.**; Loginov & Associates, PLLC, 10 Water Street, Concord, NH 03301 (US).

(21) International Application Number:
PCT/US2008/011079

(22) International Filing Date:
24 September 2008 (24.09.2008)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/974,713 24 September 2007 (24.09.2007) US
61/021,757 17 January 2008 (17.01.2008) US
12/236,187 23 September 2008 (23.09.2008) US

(71) Applicant (for all designated States except US): **COGNITIVE ELECTRONICS, INC.** [US/US]; 16 Cavendish Court, Lebanon, NH (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **FELCH, Andrew, C.** [US/US]; 3 Chandler Drive, Hanover, NH 03755 (US).
GRANGER, Richard, H. [US/US]; 16 Cavendish Court, Lebanon, NH 03766 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RS, RU, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, MT, NL, NO, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

(54) Title: PARALLEL PROCESSING COMPUTER SYSTEM WITH REDUCED POWER CONSUMPTION AND METHOD FOR PROVIDING THE SAME




FIG. 3

(57) Abstract: This invention provides a computer system architecture and method for providing the same which can include a web page search node including a web page collection. The system and method can also include a web server configured to receive, from a given user via a web browser, a search query including keywords. The node is caused to search pages in its own collection that best match the search query. A search page returner may be provided which is configured to return, to the user, high ranked pages. The node may include a power-efficiency-enhanced processing subsystem, which includes M processors. The M processors are configured to emulate N virtual processors, and they are configured to limit a virtual processor memory access rate at which each of the N virtual processors accesses memory. The memory accessed by each of the N virtual processors may be RAM. In select embodiments, the memory accessed by each of the N virtual processors includes DRAM having a high capacity yet lower power consumption than SRAM.

WO 2009/042156 A1