




Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5A




Fig. 5B

5/23




Fig. 6

SUBSTITUTE SHEET (RULE 26)




Fig. 7A




Fig. 7B




Fig. 8




Fig. 9




Fig. 10




Fig. 11




Fig. 12




Fig. 13




Fig. 14




Fig. 15




Fig. 16

15/23




Fig. 17




Fig. 18

17/23




Fig. 19

Channel Decoder




Fig. 20




Fig. 21




Fig. 22




Fig. 23 (Part 1)




Fig. 23 (Part 2)




Fig. 24