

(19) World Intellectual Property Organization
International Bureau




(43) International Publication Date
7 September 2001 (07.09.2001)

PCT

(10) International Publication Number
WO 01/65561 A1

- (51) International Patent Classification⁷: **G11C 5/14**, 8/00, 16/08, 16/16
- (74) Agent: **RODDY, Richard, J.**; Advanced Micro Devices, Inc., One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).
- (21) International Application Number: PCT/US01/04044
- (81) Designated States (*national*): CN, JP, KR, SG.
- (22) International Filing Date: 7 February 2001 (07.02.2001)
- (84) Designated States (*regional*): European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR).
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
60/186,172 29 February 2000 (29.02.2000) US
09/610,764 6 July 2000 (06.07.2000) US
- (71) Applicant: **ADVANCED MICRO DEVICES, INC.** [US/US]; One AMD Place, Mail Stop 68, P.O. Box 3453, Sunnyvale, CA 94088-3453 (US).
- (72) Inventors: **VAN BUSKIRK, Michael, A.**; 18653 Vessing Road, Saratoga, CA 95070 (US). **VENKATESH, Bhimachar**; 11835 Upland Way, Cupertino, CA 95014 (US).
- Published:*
— with international search report
— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments
- For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(54) Title: TEMPERATURE-COMPENSATED BIAS GENERATOR



(57) Abstract: The present invention discloses methods and systems for generating a bias voltage during an Automatic Program Disturb Erase Verify (APDEV) operation in a memory device. During the APDEV operation, a predetermined supply voltage is generated by a regulated power supply. The predetermined supply voltage is directed to a temperature-compensated bias generator circuit (14). The temperature-compensated bias generator circuit (14) is activated to generate the bias voltage based on the operating temperature of the memory device.