

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



G00002

(43) International Publication Date
1 August 2002 (01.08.2002)

PCT

(10) International Publication Number
WO 02/060064 A3


- (51) International Patent Classification⁷: **H03L 7/18** (74) Agents: **WHITTEN, George, Alan** et al.; R G C Jenkins & Co., 26 Caxton Street, London SW1H 0RJ (GB).
- (21) International Application Number: PCT/GB01/05610
- (22) International Filing Date:
18 December 2001 (18.12.2001)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
0101954.6 25 January 2001 (25.01.2001) GB
- (71) Applicant (for all designated States except US): **QUALCOMM (UK) LIMITED** [GB/GB]; Spectrum Point, 2nd Floor, 279 Farnborough Road, Farnborough, Hampshire GU14 7LS (GB).
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- (72) Inventor; and
(75) Inventor/Applicant (for US only): **SMITH, Alan** [GB/GB]; c/o Qualcomm (UK) Limited, Spectrum Point, 2nd Floor, 279 Farnborough Road, Farnborough, Hampshire GU14 7LS (GB).
- Published:
— with international search report
- (88) Date of publication of the international search report:
14 November 2002

[Continued on next page]

(54) Title: A PHASE-LOCKED LOOP



162162



(57) Abstract: A phase-locked loop has associated with it a first register set (21) for holding data defining a mode of operation of the phase-locked loop; and a second register set (22) for holding data defining a mode of operation of the phase-locked loop. Switches (27 to 30) are provided for coupling one of the first and second register sets to receive data defining a new mode of operation while the other of the first and second register sets is connected to the phase-locked loop to cause the same to operate in the mode defined by the data in the other register set. The switches are reconfigurable to change the coupling so that the other register set is coupled to receive data defining a further new mode of operation while the one register set is connected to the phase-locked loop to operate in the new mode of operation. The two register sets allow the phase-locked loop to switch quickly between different operating frequencies.

WO 02/060064 A3



For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.