




INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H03K 3/037		A1	(11) International Publication Number: WO 96/21272
			(43) International Publication Date: 11 July 1996 (11.07.96)
(21) International Application Number: PCT/US95/16878		(81) Designated States: AL, AM, AT, AT (Utility model), AU, AZ, BB, BG, BR, BY, CA, CH, CN, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, HU, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), TJ, TM, TT, UA, UG, UZ, VN, ARIPO patent (KE, LS, MW, SD, SZ, UG), European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).	
(22) International Filing Date: 28 December 1995 (28.12.95)			
(30) Priority Data: 08/367,103 30 December 1994 (30.12.94) ✓ US			
(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US). ✓			
(72) Inventors: DENHAM, Martin, S.; 8490 Moores Valley Road, Yamhill, OR 97148 (US). WONG, Keng, L.; 20695 N.W. Yoncalla Court, Portland, OR 97229 (US). SMITH, Jeffrey, E.; 6990 S.W. Kaufman Drive, Aloha, OR 97007 (US). FERNANDO, Roshan, J.; 4158 N.W. 178th Place, Portland, OR 97229 (US).		Published With international search report.	
(74) Agents: TAYLOR, Edwin, H. et al.; Blakely, Sokoloff, Taylor & Zafman, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025-1026 (US).			

(54) Title: A PULSED FLIP-FLOP CIRCUIT ✓



(57) Abstract

A flip-flop circuit is described. The flip-flop circuit (40) receives the data signal from a data input (412), receives a trigger signal from a trigger input (414), generates a pulse signal in response to an edge in the trigger signal, and stores the data signal in response to the pulse. Alternatively, the flip-flop circuit (70) receives a data signal through a data input (712), receives a trigger signal through a trigger input (714), stores the data signal in a latch (711), and suppresses the trigger signal to the latch (711) when the data signal stored in the latch corresponds to the data signal received through the data input (712).