



PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : B24D 3/32, B24B 37/04, B24D 13/14	A1	(11) International Publication Number: WO 98/47662 (43) International Publication Date: 29 October 1998 (29.10.98)
(21) International Application Number: PCT/US98/07908 (22) International Filing Date: 17 April 1998 (17.04.98) (30) Priority Data: 60/045,646 18 April 1997 (18.04.97) US 60/052,565 15 July 1997 (15.07.97) US (71) Applicant: CABOT CORPORATION [US/US]; 75 State Street, Boston, MA 02109-1806 (US). (72) Inventors: SEVILLA, Roland, K.; 3733 Edgebrook Court, Aurora, IL 60504 (US). KAUFMAN, Frank, B.; 721 Easton Avenue, Geneva, IL 60134 (US). ANJUR, Sriram, P.; 4027 Pansy Road, Aurora, IL 60504 (US). (74) Agent: LANDO, Michelle, B.; Cabot Corporation, 157 Concord Road, P.O. Box 7001, Billerica, MA 01821-7001 (US).		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published <i>With international search report.</i>
(54) Title: POLISHING PAD FOR A SEMICONDUCTOR SUBSTRATE		
(57) Abstract A polishing pad for polishing a semiconductor wafer which includes an open-celled, porous substrate having sintered particles of synthetic resin. The porous substrate is a uniform, continuous and tortuous interconnected network of capillary passage.		