

10/09/03

200 30 47578

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

162162

(43) International Publication Date
26 September 2002 (26.09.2002)

PCT

(10) International Publication Number
WO 02/074046 A3(51) International Patent Classification⁷: G06F 1/32

(21) International Application Number: PCT/US02/02028

(22) International Filing Date: 24 January 2002 (24.01.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/812,411 19 March 2001 (19.03.2001) US

(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): WALZ, Michael, C. [US/US]; 1105 NE 89th Avenue, Vancouver, WA 98664 (US). THERIEN, Guy, M. [US/US]; 10535 SW 175th Avenue, Beaverton, OR 97007 (US).


(74) Agents: MALLIE, Michael, J. et al.; Blakely, Sokoloff Taylor & Zafman, 12400 Wilshire Boulevard, 7th Floor, Los Angeles, CA 90025 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: A METHOD FOR DETERMINING TRANSITION POINTS ON MULTIPLE PERFORMANCE STATE CAPABLE MICROPROCESSORS



(57) Abstract: A method for automatically transitioning a processor to another performance level in a demand-based system. The invention provides for the automatic adjustment of processor frequency while preserving system responsiveness. The performance-level policy algorithm of the present invention detects increased processor utilization quickly enough that transition to a higher performance level is comparable to maximum system performance. The performance-level policy algorithm of an embodiment of the present invention delays processor transition to a lower performance level so that quick reversals in demand do not precipitate unnecessary transitioning.

WO 02/074046 A3



ACTION

Published:

— with international search report

(88) Date of publication of the international search report:

13 November 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.