

SEMICONDUCTOR WAFER CARRIER

ABSTRACT

A carrier of semiconductor wafer transportation comprising several parallel grooves for receiving the wafers by lateral insertion, the groove walls being configured so that the grooves narrow towards their bottom. The lower wall of each groove, on which the corresponding wafer rests when the carrier is arranged with the wafers parallel to the ground, is substantially horizontal, the upper wall being slanted.

Figure 3.