

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
11 December 2003 (11.12.2003)

PCT

(10) International Publication Number
WO 2003/103019 A3

(51) International Patent Classification⁷: **H01L 21/8232**

(21) International Application Number:
PCT/US2003/017269

(22) International Filing Date: 3 June 2003 (03.06.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/063,994 3 June 2002 (03.06.2002) US

(71) Applicant: **INTERNATIONAL BUSINESS MACHINES CORPORATION** [US/US]; New Orchard Road, Armonk, NY 10504 (US).

(72) Inventors: **FRIED, David, M.**; Maplewood Apt. #b002, 201 Maple Avenue, Ithaca, NY 14850 (US). **NOWAK, Edward, J.**; 8 Windridge Road, Essex Junction, VT 05452

(US). **RAINEY, Beth, Ann**; 2 Olde Orchard Park, Apt. 219, Burlington, VT 05403 (US). **SADANA, Devendra, K.**; 90 Sky Top Drive, Pleasantville, NY 10570 (US).


(74) Agent: **LI, Todd, M., C.**; International Business Machines Corporation, Zip 482, 2070 Route 52, Hopewell Junction, NY 12533 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,

[Continued on next page]

(54) Title: FIN FET DEVICES FROM BULK SEMICONDUCTOR AND METHOD FOR FORMING



(57) Abstract: The present invention thus provides a device structure and method for forming fin (210) Field Effect Transistors (FETs) from bulk semiconductor wafers (200) while providing improved wafer to wafer device uniformity. Specifically, the invention provides a height control layer (212), such as a damaged portion of the substrate (200) or a marker layer, which provides uniformity of fin height. Additionally, the invention provides provides isolation (214) between fins (210) which also provides for optimization and narrowing of fin width by selective oxidation of a portion (212) of the substrate relative to an oxidized portion (216) of the fin sidewalk. The device structure and methods of the present invention thus provide the advantages of uniform finFET fabrication while using cost effect bulk wafers.

WO 2003/103019 A3



ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(88) Date of publication of the international search report:

18 March 2004

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.