



162162

SYNCHRONIZING CIRCUIT



G00002

Abstract of the Invention

A phase locked loop circuit (10) regenerates a synchronizing signal. A first counter (36) counts adjustable and fixed time intervals. A flip/flop (38) generates synchronizing pulses having periods defined by sets of the adjustable and fixed time intervals. A second counter (12) successively measures phase differences between synchronizing pulses and input pulses related to a synchronizing component in a video signal. The phase differences are measured between the ends of the adjustable time intervals in the synchronizing pulses and the input pulses. Each of the phase measurements results in a period correction value for controlling the duration or period of the very next one of the adjustable time intervals. The second counter (12) is reset at the ends of the fixed time intervals. A network defining a loop filter may comprise an accumulator (16, 18, 20), a first scaler (22), a summer (24), and a second scaler (26) for calculating weighted phase difference measurements to define the period correction values. A multiplexer (30) responsive to the synchronizing pulses selects between the period correction values and a constant value as an output value for determining when the first counter (36) is reset.

FIGURE 1