

(12) 按照专利合作条约所公布的国际申请

(19) 世界知识产权组织
国际局



(10) 国际公布号
WO 2023/221627 A1

(43) 国际公布日
2023 年 11 月 23 日 (23.11.2023)

(51) 国际专利分类号:
G06F 3/06 (2006.01) **G06F 9/30** (2018.01)

(21) 国际申请号: PCT/CN2023/081939

(22) 国际申请日: 2023 年 3 月 16 日 (16.03.2023)

(25) 申请语言: 中文

(26) 公布语言: 中文

(30) 优先权:
202210548827.0 2022 年 5 月 20 日 (20.05.2022) CN

(71) 申请人: 腾讯科技(深圳)有限公司 (TENCENT TECHNOLOGY (SHENZHEN) COMPANY LIMITED) [CN/CN]; 中国广东省深圳市南山区高新区科技中一路腾讯大厦 35 层, Guangdong 518057 (CN)。

(72) 发明人: 强鹏 (QIANG, Peng); 中国广东省深圳市南山区高新区科技中一路腾讯大厦 35 层, Guangdong 518057 (CN)。

(74) 代理人: 华进联合专利商标代理有限公司 (ADVANCE CHINA IP LAW OFFICE); 中国广东省广州市天河区珠江东路 6 号 4501 房 (部位: 自编 01-03 和 08-12 单元) (仅限办公用途), Guangdong 510623 (CN)。

(81) 指定国(除另有指明, 要求每一种可提供的国家保护): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, MG, MK, MN,

(54) Title: WRITE DATA SIGNAL DELAY CONTROL METHOD AND APPARATUS, AND DEVICE AND MEDIUM

(54) 发明名称: 写数据信号延迟控制方法、装置、设备和介质




图 2

(57) Abstract: The present application relates to a write data signal delay control method. The method comprises: performing working mode configuration on a register circuit in a memory by means of a host, so as to obtain a training register, which supports reading and writing (202); sending a sample write data signal to the memory by means of the host (204); sampling the sample write data signal by means of the memory on the basis of a sampling signal, and caching a sampled write data signal, which is obtained by means of sampling, into the training register (206); if the sampled write data signal, which is read by the host from the training register, is inconsistent with the sample write data signal, performing, on the basis of the sample write data signal, delay adjustment training on a write data delay control circuit, which is provided on the host, so as to obtain a trained write data delay control circuit (208); and performing signal

[见续页]

WO 2023/221627 A1

MU, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, WS, ZA, ZM, ZW。

- (84) 指定国(除另有指明, 要求每一种可提供的地区保护): ARIPO (BW, CV, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SC, SD, SL, ST, SZ, TZ, UG, ZM, ZW), 欧亚 (AM, AZ, BY, KG, KZ, RU, TJ, TM), 欧洲 (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, ME, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG)。

本国际公布:

— 包括国际检索报告(条约第21条(3))。

offset adjustment on the write data signals, which are input, by means of the trained write data delay control circuit, so as to obtain a target write data signal, which is aligned with a sampling edge of the sampling signal and is to be written to the memory (210).

(57) 摘要: 本申请涉及一种写数据信号延迟控制方法。方法包括: 通过主机对存储器中的寄存器电路进行工作模式配置, 得到支持读写的训练寄存器(202); 通过主机将样本写数据信号发送至存储器(204); 通过存储器基于采样信号对样本写数据信号进行采样, 并将采样得到的采样写数据信号缓存至训练寄存器中(206); 若主机从训练寄存器中读取的采样写数据信号与样本写数据信号不一致, 则基于样本写数据信号对设置在主机上的写数据延控电路进行延迟调整训练, 得到已训练的写数据延控电路(208); 通过已训练的写数据延控电路对输入的写数据信号进行信号偏移调整, 得到与采样信号的采样沿对齐的、且将要写入至存储器的目标写数据信号(210)。