

500
502
DECODER
506
ROW
508
MEMORY ARRAY
504
COL
510
CONTROL
512
I/O
514
ADDRESS BUFFER
516
522
CONTROL
524
DATA DQ
526
ADDRESS
520
MICRO-PROCESSOR

FIG. 1



200
215
216
214
228_M
206_M
204_M
212_M
210_M
232
230
234
236
208_N
208_1
228_1
206_1
204_1
212_1
210_1
202_N
202_1

FIG. 2




FIG 3




Fig. 4




Fig 5





Fig 5A



Фиг. 11




FIG 8



10
50
34
48
36
46
56
54
52
31
35
60
58
42
40
44
32
n
p
20
21
22
23
24
25
26

Fig. 9




FIG. 11




10
50
34
48
36
46
44
42
40
62
64
66
102
104
100
113
110
112
115
117
119
120
121
123
125
136

FIG. 11


10
12
120
110
n 26
p 25
n 24
p 23
n 22
p 21
n 20
90
76
88
74
86
72
84
66
64
62
98
82
96
80
94
78
92
7
5
7
II
II

Фиг. 2



10
82
80
78
98
144
96
142
94
140
92
164
165
154
163
152
162
160
150
161

FIG 11



190
310
312
32
34
308
312
32
36
306
312
32
312
314
304
322
316
320
312
314
302
322
316
318
312
314
300

Fig. 11



190
310
312
32
34
308
312
32
36
306
312
32
344
342
340
312
314
304
322
316
322
316
322
316
322
322
316
320
66
64
62
334
332
330
312
314
302
322
316
322
316
322
316
322
322
316
318
66
64
62
312
314
300

FIG. 11




Fig 16




Fig 17



700
CPU
702
708
706
I/O DEVICE
PROCESSOR
MEMORY
CONTROL UNIT
704

Fig. 18



800
802
822
806
READ/WRITE CONTROL
812
DECODE
816
POWER
880
POWER SUPPLY
808
882
REFERENCE
ROW
PROCESSOR
884
WL1
886
WL2
888
BL
COL.
MEMORY
814
I/O
804
820
SENSORS
810

Fig. 19