

MULTIPLE DATA STATE MEMORY CELL

TECHNICAL FIELD

The invention relates to random access memories ("RAMs"), and more particularly to memory cells of a RAM capable of storing data in multiple data states.

5 BACKGROUND OF THE INVENTION

Random access memory devices are an integral part of any computing environment. Without these memory devices, processing data in a computing device would be nearly impossible. Consequently, there has been a great amount of research and development directed to the area of random access computer memory. The research and
10 development has been directed to different areas related to computer memory, for example, in increasing the speed at which data stored by the memory devices can be accessed, in designing memories with lower power consumption, and in engineering memory devices having greater data retention times. Additionally, one particular area to which a great amount of effort has been spent is in the areas of increasing memory density and data
15 capacity.

One conventional approach to increasing memory density has been to decrease the size of memory devices, and more particularly, decrease the size of memory cells. As a result, the size of memory cells have been reduced dramatically in the recent past. However, the size of memory cells have diminished to the point where the current
20 state of processing technology is being constantly challenged when manufacturing memory devices with these feature sizes. Another approach to the memory density and data capacity issue has been experiment with memory devices that are capable of storing data in more states than conventional binary memory. That is, conventional memory stores data in a binary format, where data is stored as either one of two different data states. With
25 multiple data state memory, data can be stored as one of many different states, where the number of different states is greater than two. As a result, with multiple data state memory,

generally less memory cells need to be used to store data. For example, a memory cell having four different data states can be substituted for two conventional memory cells having only two different data states. Consequently, only half as many memory cells would be needed to store the same quantity of data. Conversely, twice as much data can be stored
5 in the same area if the multiple data state memory is the same size as conventional memory cells.

An example of the type of work that has been done in the area of multiple data state memory is provided in several U.S. Patents to Ovshinsky *et al.* For example, in U.S. Patent No. 5,296,716 to Ovshinsky *et al.*, the use of electrically writeable and erasable
10 phase change materials for electronic memory applications is described. Additionally, in U.S. Patent No. 5,912,839 to Ovshinsky *et al.*, a method of programming Ovonic memory multistate-digital multibit memory elements and the use in data storage is described. As described therein, a memory element including the phase change material, that is, materials which can be electrically switched between generally amorphous and generally crystalline,
15 can be programmed by using a number of current pulses. In determining the data state of the memory element, the number of pulses can be discerned by counting the number of pulses required to return the resistance level of the memory element to a first state. The number of pulses represents the data state of the data stored by the memory element. As further described in the aforementioned patent, the process of reading the present state of
20 the memory element is destructive, and consequently, requires that the data is reprogrammed following a read.

Another approach that has been taken in the design of multiple data state memory is described in U.S. Patents to Kozicki *et al.* As described therein, a programmable metallization cell (PMC) formed from a fast ion conductor, such as a
25 chalcogenide material that include compounds containing sulfur, selenium and tellurium, positioned between two electrodes. The formation of a non-volatile metal dendrite can be induced by application of a voltage difference between the two electrodes. The mass of the non-volatile dendrite changes the resistance of the PMC, which can be used as a means to

store data in various states. Further described in the aforementioned patents are various structural embodiments of a PMC in different applications.

Although there has been development in the area of multiple data state and variable resistance memories, it will be appreciated that new and alternative approaches to this area is still possible. For example, further development in the area of multiple data state memory cells having true quantization of data states. Therefore, there is a need for alternative approaches to storing data in multiple data states.

SUMMARY OF THE INVENTION

The present invention is directed to a multiple data state memory cell. The memory cell includes a first electrode layer formed from a first conductive material, a second electrode layer formed from a second conductive material, and a first layer of a metal-doped chalcogenide material disposed between the first and second electrode layers, the first layer providing a medium in which a conductive growth can be formed to electrically couple together the first and second electrode layers. The memory cell further includes a third electrode layer formed from a third conductive material, and a second layer of a metal-doped chalcogenide material disposed between the second and third electrode layers, the second layer providing a medium in which a conductive growth can be formed to electrically couple together the second and third electrode layers.

BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a cross-sectional view of an embodiment of the invention.

Figures 2a-c are cross-sectional views of the embodiment of Figure 1 illustrating the operation thereof.

Figure 3 is a cross-sectional view of another embodiment of the invention.

Figure 4 is a block diagram of a typical memory device that includes one or more memory arrays of the present embodiment.

As is conventional in the field of integrated circuit representation, the lateral sizes and thicknesses of the various layers are not drawn to scale and may have been enlarged or reduced to improve drawing legibility.

DETAILED DESCRIPTION OF THE INVENTION

5 Embodiments of the present invention provide a multiple state memory cell. Certain details are set forth below to provide a sufficient understanding of the invention. However, it will be clear to one skilled in the art that the invention may be practiced without these particular details. In other instances, well-known fabrication techniques processing methods, circuits, control signals, and timing protocols have not been shown in
10 detail in order to avoid unnecessarily obscuring the invention.

 Illustrated in Figure 1 is a cross-sectional view of a portion of a multiple-state memory cell 200 according to an embodiment of the present invention. A metal electrode layer 202 is formed to provide a cathode layer to which a voltage is applied. It will be appreciated that the metal layer 200 may be formed on a substrate, or on a layer of
15 material which will support the multiple-state memory cell 200. Formed on the metal layer 200 is a metal-doped chalcogenide layer 204 through which, as will be explained in more detail below, a conductive link to floating electrode layer 206 is formed under the application of a voltage. Chalcogenide materials, as referred to herein, include those compounds of sulfur, selenium, and tellurium. The metal material doping the chalcogenide
20 are generally Group I or Group II metals, such as silver, copper, zinc, and combinations thereof. The floating electrode layer 206 is typically formed from a metal material, such as silver.

 Formed on the floating electrode layer 206 is a another metal-doped chalcogenide layer 208. The composition of the material for layer 208 may be, but does not
25 necessarily need to be, the same as the layer 204. As illustrated in Figure 2, the thickness t_2 of the layer 208 is greater than the thickness t_1 of the layer 204. However, in other embodiments of the present invention, the thicknesses t_2 and t_1 may be nearly or

approximately the same, or the thickness t_2 may be less than t_1 . As will be explained in more detail below, the composition of the respective metal-doped chalcogenide layers 206 and 208 may need to be modified in order to accommodate layers 206 and 208 having various thicknesses. Formed on the metal-doped chalcogenide layer 208 is another metal electrode layer 210, which represents an anode of the multiple-state memory cell 200. The metal electrode layer 210 and the floating electrode layer 206 are typically formed from the same material. As illustrated in Figure 1, the cathode is formed below the anode, however, it will be appreciated that the arrangement of the two layers may be reversed as well without departing from the scope of the present invention. Moreover, the vertical orientation illustrated in Figure 1 can be changed such that the various layers are formed in a horizontal orientation between a cathode and an anode that are laterally spaced apart from one another.

It will be appreciated that many materials known by those of ordinary skill in the art may be used for the metal-doped chalcogenide layers. For example, compositions of germanium selenide, Ge_xSe_y , can be used. Exemplary ratios are in the range from $\text{Ge}_{20}\text{Se}_{80}$ to GeSe . Compositions of arsenic sulfide, germanium telluride, and germanium sulfide can also be used for the metal-doped chalcogenide layers. Similarly, materials that can be used for the electrode layers are also known, such as silver, compositions of silver selenide, copper, germanium selenide, and the like. It will be appreciated that later developed materials that display the same characteristics as known materials can also be used for the metal-doped chalcogenide and electrode layers without deviating from the scope of the present invention.

In operation, the multiple-state memory cell 200 illustrated in Figure 1 is capable of storing multiple states by altering or programming the total resistance between the anode and the cathode in a relatively digital fashion. The resistance of the memory cell 200 can then be measured or compared to determine the value of the data stored by the memory cell 200. As a result of the relatively discrete manner in which the resistance can be changed, multiple states can be stored by the memory cell 200.

The alteration of the resistance is accomplished by the formation of a conductive growth from the metal electrode layer 202 (*i.e.*, the cathode) through the layer 204 to electrically contact the floating electrode layer 206, and the formation of a conductive growth from the floating electrode layer 206 through the layer 208 to electrically contact the metal electrode layer 210 (*i.e.*, the anode). The formation of the conductive growth is induced by creating a voltage difference between the cathode and the anode, such as by applying a voltage to the anode and grounding the cathode.

Each time a conductive growth creates a short circuit, the resistance between the anode and the cathode changes relatively significantly. Initially, as shown in Figure 2a, where no conductive growth has been formed, the resistance between the anode and the cathode R_{cell} is equal to approximately $R_1 + R_2$, where R_1 is the resistance of the layer 204 and R_2 is the resistance of the layer 208. However, under the influence of an applied bias across the metal-doped chalcogenide layers 202, 210, conductive growths 304 and 308 begin to form through the layers 204 and 208, respectively. When the conductive growth 308 extends through the layer 208 and creates a short circuit between the the floating electrode layer 206 and the anode, which is represented by the layer 210, as shown in Figure 2b, the resistance R_{cell} between the anode and the cathode changes to a value less than R_1 but greater than a short circuit. The resistance R_{cell} at this point is reproducible, and consequently, can be used to represent a data state. The resistance R_{cell} changes again, as shown in Figure 2c, to a relatively low resistance when a conductive growth 304 extends through the layer 204 and creates a short circuit between the cathode, which is represented by the layer 202, and the floating electrode layer 206.

Each of the different resistance states of R_{cell} provided by the memory cell 200 represents a different data or logic state. That is, a first data state is represented by R_{cell} being approximately equal to the total resistance ($R_1 + R_2$), a second data state is represented by R_{cell} being a value between R_1 and low resistance, which occurs when the floating electrode layer 206 is short circuited to the metal electrode layer 210 by the conductive growth 308, and a third data state is represented by a low resistance after the

metal electrode layer 202 is short circuited to the floating electrode layer 206 by the conductive growth 304. A reading circuit coupled to the memory cell 200 measures the resistance of the memory cell 200 in order to determine the data stored by the cell.

5 The growth of the conductive growths 304 and 308 is dependent on the orientation of the electrical field applied to the memory cell 200. That is, as discussed so far, a voltage applied to the metal electrode layer 210 (*i.e.*, the anode) is positive relative to the voltage applied to the metal electrode layer 202 (*i.e.*, the cathode), thus, the direction of growth is from the metal electrode layer 202 to the floating electrode layer 206. Similarly, a conductive growth will be formed extending from the floating electrode layer 206 to the metal electrode layer 210. However, it will be appreciated that application of the voltage in an opposite polarity will reduce whatever conductive growth has been previously formed. Consequently, the memory cell 200 can be programmed to store a different data state by changing the polarity of the applied voltage to the memory cell 200 during a read or write operation to change the resistance of the memory cell 200.

15 It will be further appreciated that reading and writing circuitry for use with embodiments of the present invention is well known to those of ordinary skill in the art, and may be implemented using conventional circuitry and design. It will be further appreciated that the description provided herein is sufficient to enable one of ordinary skill in the art to practice the invention.

20 As illustrated in Figure 2b, application of a voltage to the anode induces the formation of not only conductive growth 304, but conductive growth 308 as well. However, because the thickness of the layer 208 is greater than the thickness of the layer 204, for a given applied voltage across the multiple state memory cell 200 the voltage across the layer 208 is greater than the voltage across the layer 204. Consequently, the floating electrode 206 is short circuited to the anode before the cathode is short circuited to the floating electrode 206. With continued application of a voltage to the anode, the conductive growth 304 eventually creates a short circuit between the cathode and the floating electrode 206, thus reducing the resistance between the anode and the cathode to a

low resistance. Moreover, it will be appreciated that the resistance R_{cell} across the anode and cathode is between R_1 and a short circuit after the conductive growth 308 short circuits the floating electrode 206 to the anode 210 because the resistance of the layer 204 is actually reduced as the conductive growth 304 grows toward the floating electrode 206.

5 However, the resistance R_{cell} at this point is nevertheless reproducible and different enough from the short circuited state that conventional reading circuits for multiple-state memory cells can consistently recognize the data state.

It will be further appreciated that the range of resistances, or the transition from one resistance relative to one another can be adjusted by altering the thickness of the layers 204 and/or 208. Additionally, as previously mentioned, the composition of the metal-doped chalcogenide material of the layers 204 and 208 can be adjusted as well to adjust the points of transition in the resistance.

10 Illustrated in Figure 3 is a portion of a memory cell 400 according to another embodiment of the present invention. The memory cell 400 includes layers that are similar to those of the memory cell 200 (Figure 1). However, memory cell 400 further includes a second floating electrode 420 and a third metal-doped chalcogenide layer 424 in addition to the layers described with respect to the memory cell 200. The addition of the second floating electrode 420 and the third metal-doped chalcogenide layer 424 enables the memory cell 400 to have an additional memory state in which to store data. That is, 15 whereas the memory cell 200 provides three different states or resistances R_{cell} : ($R_2 + R_1$), between R_1 and low resistance, and low resistance, the memory cell 400 provides four different states or resistances for R_{cell} : ($R_3 + R_2 + R_1$), between ($R_2 + R_1$) and R_1 , between R_1 and low resistance, and low resistance. As previously discussed, each different resistance level can be used to represent a different state of data.

25 As illustrated by the previous discussion, it will be appreciated that including additional layers formed from a metal-doped chalcogenide material and a floating electrode can be used to create memory cells having even more states than that provided by the memory cell 400.

A memory device 500 that includes a memory array 502 having memory cells according to an embodiment of the invention is shown in Figure 4. The memory device 500 includes a command decoder 506 that receives memory command through a command bus 508 and generates corresponding control signals. A row or column address
5 is applied to the memory device 500 through an address bus 520 and is decoded by a row address decoder 524 or a column address decoder 528, respectively. Memory array read/write circuitry 530 are coupled to the array 502 to provide read data to a data output buffer 534 via a input-output data bus 540. Write data are applied to the memory array through a data input buffer 544 and the memory array read/write circuitry 530.

10 From the foregoing it will be appreciated that, although specific embodiments of the invention have been described herein for purposes of illustration, various modifications may be made without deviating from the spirit and scope of the invention. Accordingly, the invention is not limited except as by the appended claims.

CLAIMS

1. A multiple-state memory cell, comprising:
 - a first electrode layer formed from a first conductive material;
 - a second electrode layer formed from a second conductive material;
 - a first layer of a metal-doped chalcogenide material disposed between the first and second electrode layers, the first layer providing a medium in which a conductive growth can be formed to electrically couple together the first and second electrode layers;
 - a third electrode layer formed from a third conductive material; and
 - a second layer of a metal-doped chalcogenide material disposed between the second and third electrode layers, the second layer providing a medium in which a conductive growth can be formed to electrically couple together the second and third electrode layers.
2. The memory cell of claim 1 wherein the first conductive material comprises a composition of a silver material.
3. The memory cell of claim 1 wherein at least one of the first or second layers of metal-doped chalcogenide material is a material selected from the group consisting of germanium selenide, arsenic sulfide, germanium telluride, and germanium sulfide.
4. The memory cell of claim 1 wherein the material of at least one of the first or second layers of metal-doped chalcogenide material comprises a composition of germanium selenide.
5. The memory cell of claim 1 wherein the conductive material of the first, second and third electrodes is the same.

6. The memory cell of claim 1 wherein the thickness of the first layer of a metal-doped chalcogenide material is less than the thickness of the second layer of a metal-doped chalcogenide material.

7. The memory cell of claim 1 wherein the thickness of the second layer of a metal-doped chalcogenide material is less than the thickness of the first layer of a metal-doped chalcogenide material.

8. The memory cell of claim 1, further comprising:
a fourth electrode formed from a fourth conductive material; and
a third layer of a metal-doped chalcogenide material disposed between the third and fourth electrode layers, the third layer providing a medium in which a conductive growth can be formed to electrically couple together the third and fourth electrodes.

9. The memory cell of claim 1 wherein the metal-doped chalcogenide material of the first and second layers are the same.

10. The memory cell of claim 1 wherein the metal-doped chalcogenide material of the first and second layers comprise a silver glass material.

11. A multiple-state memory cell, comprising:
a first electrode coupled to a first voltage;
a second electrode coupled to a second voltage;
a multiple layer data state stack in which multiple data states are stored, the data-state stack including:
a first portion of a metal-doped chalcogenide material adjoining the first electrode, the first portion having a first thickness;
a third electrode of a conductive material adjoining the first portion; and

a second portion of a metal-doped chalcogenide material adjoining the third electrode, the second portion having a second thickness,

wherein application of a programming voltage to the first electrode induces the formation of a first conductive growth from the third electrode to the first electrode and a second conductive growth from the second electrode to the third electrode.

12. The memory cell of claim 11 wherein the first voltage is positive relative to the second voltage.

13. The memory cell of claim 11 wherein the first voltage is negative relative to the second voltage.

14. The memory cell of claim 11 wherein the first portion is positioned below the third electrode, and the third electrode is positioned below the second portion.

15. The memory cell of claim 11 wherein the first portion is positioned laterally adjacent to the third electrode, and the third electrode is positioned laterally adjacent to the second portion.

16. The memory cell of claim 11 wherein the first thickness is less than the second thickness.

17. The memory cell of claim 11 wherein under the application of the programming voltage, the first conductive growth couples the third electrode to the first electrode prior to the second conductive growth coupling the second electrode to the third electrode.

18. A multiple state memory cell, comprising:

a first electrode layer formed from a first conductive material;

a second electrode layer formed from a second conductive material;

a first layer of a metal-doped chalcogenide material disposed between and adjoining the first and second electrode layers, the first layer providing a medium in which a conductive growth can be formed to electrically couple together the first and second electrode layers;

a third electrode layer formed from a third conductive material;

a second layer of a metal-doped chalcogenide material disposed between and adjoining the second and third electrode layers, the second layer providing a medium in which a conductive growth can be formed to electrically couple together the second and third electrode layers;

a fourth electrode layer formed from a fourth conductive material; and

a third layer of a metal-doped chalcogenide material disposed between and adjoining the third and fourth electrode layers, the third layer providing a medium in which a conductive growth can be formed to electrically couple together the third and fourth electrode layers.

19. The memory cell of claim 18 wherein at least one of the first, second, third, and fourth electrode layers comprises a composition of a silver material.

20. The memory cell of claim 18 wherein the first, second, third, and fourth conductive material are the same.

21. The memory cell of claim 18 wherein the thickness of the first layer of a metal-doped chalcogenide material is less than the thickness of the second layer of a metal-doped chalcogenide material, and the thickness of the second layer of a metal-doped chalcogenide material is less than the thickness of the third layer of a metal-doped chalcogenide material.

22. The memory cell of claim 18 wherein the metal-doped chalcogenide material of the first, second, and third layers are the same.

23. The memory cell of claim 18 wherein the metal-doped chalcogenide material of at least one of the first, second, or third layers comprises a material selected from the group consisting of germanium selenide, arsenic sulfide, germanium telluride, and germanium sulfide.

24. The memory cell of claim 18 wherein the metal-doped chalcogenide material of at least one of the first, second, or third layers comprises a composition of germanium selenide.

25. The memory cell of claim 18 wherein the first electrode is positioned below the second electrode, the second electrode is positioned below the third electrode, and the third electrode is positioned below the fourth electrode.

26. The memory cell of claim 18 wherein under the application of the programming voltage, the first conductive growth couples the third electrode to the first electrode prior to the second conductive growth coupling the second electrode to the third electrode.

27. A memory device, comprising:

a memory array comprising a plurality of memory cells arranged in rows and columns, each memory cell comprising:

a first electrode layer formed from a first conductive material and coupled to a respective row;

a second electrode layer formed from a second conductive material;

a first layer of a metal-doped chalcogenide material disposed between and adjoining the first and second electrode layers, the first layer providing a medium in which a

conductive growth can be formed to electrically couple together the first and second electrode layers;

a third electrode layer formed from a third conductive material and coupled to a respective column; and

a second layer of a metal-doped chalcogenide material disposed between and adjoining the second and third electrode layers, the second layer providing a medium in which a conductive growth can be formed to electrically couple together the second and third electrode layers;

a row address decoder for selecting a row of memory cells corresponding to a row address;

a column address decoder for selecting a column of memory cells corresponding to a column address;

reading and writing circuitry coupled to the memory array to read data from and write data to the memory cells selected by the row and column address decoders;

a data path coupled between the reading and writing circuitry and an external data terminal of the memory device; and

a command decoder operable to generate control signals responsive to memory commands applied to the memory device.

28. The memory device of claim 27 wherein the first conductive layer of each memory cell is formed from a composition of a silver material.

29. The memory device of claim 27 wherein the conductive material of the first, second and third electrodes is the same.

30. The memory device of claim 27 wherein the thickness of the first layer of a metal-doped chalcogenide material is less than the thickness of the second layer of a metal-doped chalcogenide material.

31. The memory device of claim 27 wherein each memory cell further comprises:

a fourth electrode formed from a fourth conductive material; and

a third layer of a metal-doped chalcogenide material disposed between the third and fourth electrode layers, the third layer providing a medium in which a conductive growth can be formed to electrically couple together the third and fourth electrodes.

32. The memory device of claim 27 wherein the metal-doped chalcogenide material of the first and second layers are the same.

33. The memory device of claim 27 wherein the metal-doped chalcogenide material of the first and second layers comprise a silver glass material.

34. The memory device of claim 27 wherein the metal-doped chalcogenide material of at least one of the first or second layers comprises a material selected from the group consisting of germanium selenide, arsenic sulfide, germanium telluride, and germanium sulfide.

35. The memory cell of claim 27 wherein the metal-doped chalcogenide material of at least one of the first or second layers comprises a composition of germanium selenide.

36. A memory device, comprising:

a memory array comprising a plurality of memory cells arranged in rows and columns, the memory cells comprising:

a first electrode coupled a respective row;

a second electrode coupled to a respective column;

a multiple layer data state stack in which multiple data states are stored,
the data-state stack including:

a first layer of a metal-doped chalcogenide material adjoining the first electrode, the first layer having a first thickness;

a third electrode layer of a conductive material adjoining the first layer;
and

a second layer of a metal-doped chalcogenide material adjoining the third electrode layer, the second layer having a second thickness,

wherein application of a programming voltage to the first electrode induces the formation of a first conductive growth from the third electrode layer to the first electrode and a second conductive growth from the second electrode too the third electrode layer;

a row address decoder for selecting a row of memory cells corresponding to a row address;

a column address decoder for selecting a column of memory cells corresponding to a column address;

reading and writing circuitry coupled to the memory array to read data from and write data to the memory cells selected by the row and column address decoders;

a data path coupled between the reading and writing circuitry and an external data terminal of the memory device; and

a command decoder operable to generate control signals responsive to memory commands applied to the memory device.

37. The memory device of claim 36 wherein the first voltage is positive relative to the second voltage.

38. The memory device of claim 36 wherein the first portion is positioned below the third electrode, and the third electrode is positioned below the second portion.

39. The memory device of claim 36 wherein the first portion is positioned laterally adjacent to the third electrode, and the third electrode is positioned laterally adjacent to the second portion.

40. The memory device of claim 36 wherein the first thickness is less than the second thickness.

41. The memory device of claim 36 wherein under the application of the programming voltage, the first conductive growth couples the third electrode to the first electrode prior to the second conductive growth coupling the second electrode to the third electrode.

42. A method of storing multiple data states in a memory, comprising:
to store a first data state, short circuiting a first electrode to a second electrode to change a resistance from an initial resistance to a first resistance;
to store a second data state, short circuiting the second electrode to a third electrode to change the first resistance to a second resistance; and
to store a third data state, substantially maintaining the initial resistance between the first and second electrodes and the second and third electrodes.

43. The method of claim 42 wherein short circuiting the first electrode to a second electrode comprises applying a programming voltage to induce the formation of a conductive growth from the first electrode that couples the first electrode to the second electrode and wherein short circuiting the second electrode to the third electrode comprises applying the programming voltage to induce the formation of a conductive growth from the second electrode that couples the second electrode to the third electrode.

44. The method of claim 43 wherein under the application of the programming voltage the first electrode is short circuited to the second electrode prior to the second electrode short circuiting to the third electrode.

45. The method of claim 42, further comprising to store a fourth data state, short circuiting the third electrode to a fourth electrode to change the second resistance to a third resistance.

46. A method for forming a multiple state memory cell, comprising:
forming a first electrode layer from a first conductive material;
forming a first layer from a metal-doped chalcogenide material on the first electrode layer,
forming a second electrode layer from a second conductive material on the first layer;
forming a second layer from a metal-doped chalcogenide material on the second electrode layer; and
forming a third electrode layer from a third conductive material on the second layer,
the first layer providing a medium in which a conductive growth can be formed to electrically couple together the first and second electrode layers and the second layer providing a medium in which a conductive growth can be formed to electrically couple together the second and third electrode layers.

47. The method of claim 46 wherein forming the first electrode layer comprises forming the first electrode layer from a composition of a silver material.

48. The method of claim 46 wherein forming the first and second electrode layers comprises forming the first and second electrodes from the same type of material.

49. The method of claim 46 wherein forming the first layer and forming the second layer comprises forming the first layer having a thickness less than the thickness of the second layer.

50. The method of claim 46 wherein forming the first layer and forming the second layer comprises forming the first layer having a thickness greater than the thickness of the second layer.

51. The method of claim 46, further comprising:

forming a third layer of a metal-doped chalcogenide material on the third electrode layer; and

forming a fourth electrode formed from a fourth conductive material on the third layer, the third layer providing a medium in which a conductive growth can be formed to electrically couple together the third and fourth electrode layers.

52. The method of claim 46 wherein the metal-doped chalcogenide material of the first and second layers are the same.

53. The method of claim 46 wherein the metal-doped chalcogenide material of at least one of the first or second layers comprises a material selected from the group consisting of germanium selenide, arsenic sulfide, germanium telluride, and germanium sulfide.

54. The memory cell of claim 46 wherein the metal-doped chalcogenide material of at least one of the first or second layers comprises a composition of germanium selenide.

55. The method of claim 46 wherein the first electrode is formed beneath the first layer, the first layer is formed beneath the second electrode, the second electrode is formed beneath the second layer, and the second layer is formed beneath the third electrode layer.

56. The method of claim 46 wherein the first electrode is formed adjacent the first layer, the first layer is formed adjacent the second electrode, the second electrode is formed adjacent the second layer, and the second layer is formed adjacent the third electrode layer.