



(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau(43) International Publication Date
23 August 2001 (23.08.2001)

PCT

(10) International Publication Number
WO 01/61525 A3(51) International Patent Classification⁷: G06F 15/78

(21) International Application Number: PCT/US01/04733

(22) International Filing Date: 14 February 2001 (14.02.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/505,059 15 February 2000 (15.02.2000) US

(63) Related by continuation (CON) or continuation-in-part (CIP) to earlier application:

US 09/505,059 (CIP)
Filed on 15 February 2000 (15.02.2000)

(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95054 (US).

(72) Inventors; and

(75) Inventors/Applicants (for US only): MORELLI, John [US/US]; 1056 Portage Avenue, South Bend, IN 46616

(US). KENDALL, H., Richard [US/US]; 4232 Hickory Road, Apartment 3C, Mishawaka, IN 46545 (US).

(74) Agent: MALLIE, Michael, J.; Blakely, Sokoloff, Taylor & Zafman L.L.P., 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

— with international search report

[Continued on next page]

(54) Title: RECONFIGURABLE LOGIC FOR A COMPUTER



(57) Abstract: A system (20) is disclosed including reconfigurable logic circuit (40) having programmable logic (50), interface memory (60), and logic design memory (80). Memory (80) stores a number of logic designs each operable to configure programmable logic (50). Also included is computer (22) coupled to reconfigurable logic circuit (40) that concurrently executes one or more application programs and an interface program. The application programs generate a number of requests to utilize reconfigurable logic circuit (40) and the interface program responds to the requests by opening a number of coexisting program interfaces. Reconfigurable logic circuit (40) is responsive to the interface program to provide a number of interface buffers in memory (60) that each belong to a corresponding one of the interfaces and are each operable to store data passing between computer (22) and reconfigurable logic circuit (40).

WO 01/61525 A3



WO 01/61525 A3

(88) Date of publication of the international search report:
28 February 2002

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.