

Description

The present invention relates to data processing systems with delayed cache write providing an improvement for increasing the tolerance to slow memory components for a cache read miss without impacting wait state parameters.

Background information respecting the 80386, its characteristics and its use in microcomputer systems including cache memory subsystems are described in "Introduction to the 80386", April 1986 and the 80386 Hardware Reference Manual (1986). The characteristics and operating performance of the 82385 cache controller are described in the publication "82385 High Performance 32-Bit Cache Controller" (1987). This publication states that, in the case of a read miss, data returned from main memory is fed to the microprocessor and simultaneously written into the cache (see page 13, left column, lines 18-20). All three publications mentioned above are produced by Intel Corporation.

In microcomputer systems, as in other computer systems, speed of operations is an important criterion which in most cases has to be balanced against system cost. Many features which were first introduced to speed up operations in mainframe computers and minicomputers are now finding their way into microcomputer systems. These include cache memory subsystems. The use of cache memory subsystems results in a multi-bus computer architecture. More particularly, in a microprocessor with a cache memory subsystem, a first bus, for convenience referred to as a CPU local bus, connects the microprocessor (for example an 80386), a cache control (which can include an 82385 cache controller) and a random access memory serving as the cache memory. The CPU local bus may be interconnected via a buffer with a second bus system, for convenience termed a system bus.

Other components can be connected to the system bus (either directly or indirectly) such as main memory, input-output equipment, read only memory, etc.

A prime reason for using a cache subsystem is to speed up memory operations by enabling the processor to read from the cache memory subsystem to the extent the required information is stored therein. The cache memory subsystem usually has a speed advantage over the main memory. To the extent that memory accesses can be restricted to the cache subsystem then, the processor does not require access to the system bus. This significantly frees up the system bus for use in other operations, for example input-output operations, DMA, etc. This is another advantage of microcomputer systems with cache memory subsystems.

In order to maintain orderly sequencing of the various operations that must be performed, operations are divided into units of time referred to as clock states. In a microcomputer system employing for example the 80386 processor and 82385 cache controller, the fastest memory operations require two clock cycles, each of two clock states. Other operations which require more than two clock cycles are referred to as having that number of wait states which is equal to the difference between the number of clock cycles required for the operation and the two clock cycles minimum (which is also referred to as a zero wait state).

Since speed of operations is an important criterion, it is an advantage to ensure that, to the extent feasible, operations can be fit into zero wait state operations as opposed to one or two wait state operations, etc.

Cache accesses are one type of operation which is a zero wait state operation.

While desirably as many memory accesses as possible are handled by the cache subsystem, it is of course necessary at times to access main memory. One principle used in operating a cache subsystem is that in the event of a read miss, i.e. a read operation in which the required information is not found in the cache subsystem, the information when read from main memory is immediately written to the cache subsystem. By using this principle, the information read is thereafter available in the cache subsystem (unless overwritten) so that subsequent accesses to the same information need not access main memory. Thus in the event of a read miss, two operations are required, (1) accessing main memory to read the required information to make it available to the processor and (2) writing the cache subsystem with the information just read from main memory.

It is a characteristic of the 82385 that, in the event of a read miss condition, the information which is to be accessed from main memory is necessarily rewritten to the cache subsystem prior to the time that it must be available to the processor. The chip manufacturer recognizes this condition and suggests one of two alternatives, i.e. either select sufficiently fast main memory so that the data can be accessed and made available to the 82385 within the time necessary for a fixed wait state operation, or increase the length of the cycle from what would normally be required by adding additional wait state(s) as necessary. While either alternative is practical, the first alternative impacts system cost since the faster memories required to meet the timing specifications of the 82385 necessarily are more expensive, and the second alternative introduces delay into any read miss operation by imposing one or more wait states.

It is an object of the present invention to eliminate the necessity for this choice so as to improve system tolerance to slower memory components without impacting wait state parameters for read miss operations.

According to the invention, there is provided a data processing system having a processor, a cache mem-

ory, a cache-to-main memory interface and a cache controller adapted to generate separate control signals for required activities in respect of the cache memory, including cache write enable signals, and in respect of the cache interface in order to provide data access as required by the processor, the system being characterised by logic interposed between the cache controller and the cache memory, receiving the control signals from the cache controller that relate to both the cache memory and the cache interface, including cache write enable signals, to delay the cache write enable signals in the presence of received combinations of control signals indicating a cache read miss, the delay representing the difference between the timing requirements placed on memory by the cache controller and the microprocessor.

An embodiment of the invention will now be described, by way of example, with reference to the accompanying drawings, in which:-

Fig. 1 is an overall three-dimensional view of a typical microcomputer system employing the present invention;

Fig. 2 is a detailed block diagram of a majority of the components of a typical microcomputer system employing the present invention;

Fig. 3 is a detailed block diagram of a cache controller, a random access memory, a logic circuit and buffers embodying the present invention;

Fig. 4 is a timing diagram illustrating the different timing requirements of the cache controller and the microprocessor; and

Figs. 5A-5C show operation of the invention for read miss cache writes as well as cache writes not caused by a read miss.

Fig. 1 shows a typical microcomputer system in which the present invention can be employed. As shown, the microcomputer system 10 comprises a number of components which are interconnected together. More particularly, a system unit 30 is coupled to and drives a monitor 20 (such as a conventional video display). The system unit 30 is also coupled to input devices such as a keyboard 40 and a mouse 50. An output device such as a printer 60 can also be connected to the system unit 30. Finally, the system unit 30 may include one or more disk drives, such as the disk drive 70. As will be described below, the system unit 30 responds to input devices such as the keyboard 40 and the mouse 50, and input/output devices such as the disk drive 70 for providing signals to drive output devices such as the monitor 20 and the printer 60. Of course, those skilled in the art are aware that other conventional components can also be connected to the system unit 30 for interaction therewith. In this arrangement, the microcomputer system 10 includes (as will be more particularly described below) a cache memory subsystem such that there is a CPU local bus interconnecting a processor, a cache control and a cache memory which CPU local bus is coupled via a buffer to a system bus. The system bus is interconnected to and interacts with the I/O devices such as the keyboard 40, mouse 50, disk drive 70, monitor 20 and printer 60. Furthermore, the system unit 30 may also include a third bus comprising a Micro Channel (TM) bus for interconnection between the system bus and other (optional) input/output devices, memory, etc.

Fig. 2 is a high level block diagram illustrating the various components of a typical microcomputer system embodying with the present invention. A CPU local bus 230 (comprising data, address and control components) provides for the connection of a microprocessor 225 (such as an 80386), a cache control 260 (which may include an 82385 cache controller) and a random access cache memory 255. Also coupled on the CPU local bus 230 is a buffer 240. The buffer 240 is itself connected to the system bus 250, also comprising address, data and control components. The system bus 250 extends between the buffer 240 and a further buffer 253.

The system bus 250 is also connected to a bus control and timing element 265 and a DMA controller 325. An arbitration control bus 340 couples the bus control and timing element 265 and a central arbitration element 335. Memory 350 is also connected to the system bus 250. The memory 350 includes a memory control element 351, an address multiplexer 352 and a data buffer 353. These elements are interconnected with memory elements 361 through 364, as shown in Fig. 2.

A further buffer 267 is coupled between the system bus 250 and a planar bus 270. The planar bus 270 includes address data and control components, respectively. Coupled along the planar bus 270 are a variety of I/O adaptors and other components such as the display adaptor 275 (which is used to drive the monitor 20), a clock 280, additional random access memory 285, an RS 232 adaptor 290 (used for serial I/O operations), a printer adaptor 295 (which can be used to drive the printer 60), a timer 300, a diskette adaptor 305 (which cooperates with the disk drive 70), an interrupt controller 310 and read only memory 315. The buffer 253 provides an interface between system bus 250 and an optional feature bus such as the Micro-Channel (TM) bus 320 represented by the Micro-Channel (TM) sockets. Devices such as memory 331 may be coupled to the bus 320.

While data for cache writes may be derived from memory 350, such data may also be derived from other memory such as memory installed on the Micro-Channel (TM) bus.

In a conventional 80386/82385 microcomputer system, the user is faced with selecting one of two unattractive alternatives in connection with memory operations and particularly operations following a read miss.

In such a system, during a read cycle, the microprocessor 225 places an address on the address component of the CPU local bus 230. The cache control 260 responds to the address and determines whether the required information is contained in the cache memory 255. In the event that the information is found in the cache memory 255, the cache memory 255 is addressed, it places the data on the data component of the CPU local bus where it is available to the microprocessor 225. In the event that the information required is not in the cache memory 255, then the cache control 260 enables the buffer 240 so that the address can be passed from the CPU local bus 230 to the system bus 250. When the required address reaches the system bus 250 it is available to memory 350 and after a period of time required by the characteristics of the memory 350, the addressed data appears on the data component of the system bus 250. The data is coupled through the buffer 240 where it is then available both to the cache memory 255 and to the microprocessor 225. The information will be used in the cache memory 255 to be written therein so that in the event the same information is required, a further access to memory 350 is not required. Similar operations can occur with memory on the planar bus 270 or on the optional feature bus. In the case of the optional feature bus, address information is coupled through buffer 253 to memory on the optional feature bus. Data from such memory is coupled back through buffer 253, system bus 250 to the CPU local bus 230 via buffer 240.

As has been mentioned, however, the characteristics of the 82385 require that information extracted as a result of a read miss be available at the CPU local bus for writing into the cache memory 255 before it is required by the processor 225. In other words, the timing requirements placed on the memory 350 or other memory by the 82385 are more stringent than the timing requirements dictated by the 80386. The manufacturer of the 82385 thus suggests that the user can either:

- 1) select memory elements (such as the elements 361-364) in main memory 350 or other memory to be fast enough to meet the timing requirements of the 82385 with a specified wait state, or
- 2) ensure that the dual operation initiated by a read miss occupies an additional wait state.

As will be described below, the present invention eliminates this requirement to select one of two undesirable alternatives by in effect eliminating the stringent timing requirements dictated by the cache control 260 so that the timing requirements placed on main memory 350 or other memory are no more stringent than those dictated by the microprocessor 225.

In order to implement the invention, the cache control 260 has added to it several logic elements, beyond the 82385 chip as is illustrated in Fig. 3.

Fig. 3 shows, in block diagram form, the detailed components of the cache control 260 and the cache memory 255. More particularly, the cache memory 255 is coupled to the data element of the CPU local bus 230 and via the latch 255L to the address component of the CPU local bus 230.

The cache control 260 includes the 82385 cache controller as well as a logic element 261. Fig. 3 shows those output signals of the 82385 which are pertinent to cache write operations. Those include the cache latch enable (CALEN), the cache write enables including CWEA (for bank A) and CWEB (for bank B) and the chip select signals CS0, CS1, CS2 and CS3.

As shown in Fig. 3, logic 261 receives, as inputs, the CWEA and CWEB along with two clocking signals, CLK and CLK2 (the former is exactly half the rate of the latter) and BUSRD (indicating a system bus read). BUSRD becomes active for operations which take place on the system bus 250. Any memory (other than cache) read takes place (at least in part) on the system bus 250.

Logic 261 responds to its input signals and under the appropriate circumstance generates DCWEA (Delayed Cache Write Enable A) or DCWEB (Delayed Cache Write Enable B). More particularly, in the event CWEA is active and BUSRD is active (thus unmistakably indicating a read miss), then at the appropriate time DCWEA will be generated. In a like fashion, in the presence of an active CWEB as well as an active BUSRD, then at the appropriate time DCWEB will be generated.

The logic 261 outputs DCWEA and DCWEB each provide an input to the associated logic gate 263A or 263B. Each of these gates also receives a corresponding input from the associated output of the 82385, i.e. gate 263A has its other input provided by CWEA and likewise 263B has its other input provided by CWEB.

In addition to the logic gates 263A and 263B, the cache control 260 further includes a buffer 262 for delaying transmission of the chip select signals, the buffer comprising buffer elements 262a-262e, one for each of the signals CALEN, CS0, CS1, CS2 and CS3. As shown in Fig. 3, each element of the buffer 262 is a logic gate which is permanently, partially enabled (by one input being tied to the appropriate potential). The other input to the buffer element comes from the corresponding output of the 82385. The output of the buffer element 262a is input as the control input to the latch 255L. The outputs of the buffer elements 262b-262e are directly input to the cache memory 255 as CS0-CS3.

Before operation of the components of Fig. 3 is described, reference is made to Fig. 4 to illustrate appro-

priate timing.

Fig. 4 shows three timing diagrams. Each of the diagrams begins at the time a system bus operation occurs, i.e. when BUSRD becomes active. The line labeled 80386 shows that at a time MT1 following commencement of a read miss, data output from memory is valid. The time MT1 is the timing tolerance imposed on the memory by the requirements of the 80386.

On that line of Fig. 4 labeled 82385, the timing requirements imposed by the 82385 are illustrated. More particularly, the 82385 generates CWEA and CWEB such that valid data must be available from memory by the time MT2, i.e. at a time before valid data is required by the 80386. Thus Fig. 4 shows the more stringent timing requirement (MT2) of the 82385 compared to the more lenient timing requirements (MT₁) of the 80386.

Fig. 4 also shows the effect of the logic 261. More particularly, the DCWEA and/or DCWEB outputs of the logic 261 track the more lenient timing requirements of the 80386. More particularly, the DCWEA and/or DCWEB are delayed by the "delay" shown in Fig. 4 as compared to the CWEA and CWEB. Thus, by this delay, the more lenient timing requirements of the 80386 are the only timing requirements imposed on main memory 350 in the event of a read miss. This enables more inexpensive memory components to be used as compared to the components which would have been required for the 82385 in order to complete a read miss within a specified number of wait states.

The internal components of the logic 261 implement the following logic equations:

$\text{DCWEA} = \text{BUSRD} \ \& \ \text{CLK} \ \& \ \text{CWEA}$

$\text{DCWEB} = \text{BUSRD} \ \& \ \text{CLK} \ \& \ \text{CWEB}$

where the operator "&" is a logical AND, the operator "/" represents negation and the other signal elements (aside from BUSRD) have already been defined.

Figs. 5A-5C are useful in explaining the operation of the elements shown in Fig. 3. More particularly, Fig. 5A shows a typical CWE signal. The signal has two transitions, a first low going transition and a second high going transition. The cache 255 is arranged to effect a write event on the high going transition of CWE such as is illustrated in Fig. 5A.

Fig. 5B shows typical CWE, DCWE and the output of the gate (either 263A or 263B) for a read miss condition. As shown on a first line, the CWE signal is generated by the 82385. Under a read miss condition, the logic element 261 generates the DCWE delayed from the CWE by an appropriate delay. The third line of Fig. 5B (labelled GATE) shows the output of the appropriate gate (263A or 263B). More particularly the output of the gate 263 has a low going transition produced as a result of the low going transition CWE. When the CWE signal undergoes a high going transition, the gate output remains low because of the low input from DCWE. It is only when DCWE goes high that the output of the gate goes high so that timing of the write event is occasioned by the high going transition of DCWE. As is seen in the third line of Fig. 5B, the write event is delayed by the delay interposed by logic element 261 as compared with the high going transition of CWE.

Fig. 5C shows the operation during a cache write other than one occasioned by a read miss. The first line of Fig. 5C (labelled CWE) shows the CWE signal as generated by the 82385. Because Fig. 5C illustrates a cache write not occasioned by the a read miss, the DCWE shows no transition at all (BUSRD remains inactive). Accordingly, the output of the gate (263A or 263B) is synchronous with the CWE such that the write event is not delayed at all.

In an embodiment of the invention actually constructed, the duration DELAY is on the order of 25 nanoseconds.

The logic equations which have been referenced above are reproduced immediately below. In this material the symbols have the following meanings associated with them:

<u>Symbol</u>	<u>Definition</u>
/	Negation
:=	A registered term, equal to
=	A combinatorial term, equal to
&	Logical AND
+	Logical OR

Logic Equations

$$\begin{aligned} 5 \quad & /BUSRD := BUSRD \& BUSCYC385 \& /BADS \& /(BW/R) \& CLK \\ & + BUSRD \& /PIPECYC385 \& /(BW/R) \& CLK \\ & + /BUSRD \& BREADY \end{aligned} \quad (1)$$

$$\begin{aligned} 10 \quad & + /BUSRD \& /MISS1 + /BUSRD \& /CLK \\ & /BUSCYC385 := BUSCYC385 \& /BADS \& CLK \\ & + BUSCYC385 \& /PIPECYC385 \& CLK \\ 15 \quad & + BUSCYC385 \& /BT2 \& CLK \\ & + /BUSCYC385 \& BREADY + /BUSCYC385 \& /CLK \end{aligned} \quad (2)$$

$$\begin{aligned} 20 \quad & /PIPECYC385 := PIPECYC385 \& /BADS \& /BUSCYC385 \& CLK \& /BREADY \\ & + PIPECYC385 \& /MISS1 \& BT2 \& /BUSCYC385 \& CLK \& /BREADY \\ & + /PIPECYC385 \& /CLK \end{aligned} \quad (3)$$

$$\begin{aligned} 25 \quad & /MISS1 := MISS1 \& BUSCYC385 \& CPUNA \& /BADS \& /(BW/R) \& CLK \& NCA \\ & + MISS1 \& /BUSCYC385 \& /BADS \& /(BW/R) \& CLK \& NCA \& /BREADY \\ 30 \quad & + /MISS1 \& /CLK \\ & + /MISS1 \& BREADY \end{aligned} \quad (4)$$

$$\begin{aligned} 35 \quad & /CPUNA := /MISS1 \& CLK \& CPUNA \& /NACACHE \\ & + /MISS1 \& CLK \& CPUNA \& /BREADY \& /BUSCYC385 \\ & + /CPUNA \& /CLK + /CPUNA \& /MISS1 \& CLK \\ & + /CPUNA \& CLK \& BREADY \\ 40 \quad & + /CPUNA \& BUSCYC385 \& NACACHE \& CLK \end{aligned} \quad (5)$$

$$\begin{aligned} & /BT2 := BUSCYC385 \& PIPECYC385 \& /BADS \& CLK \& BT2 \\ 45 \quad & + BUSCYC385 \& /PIPECYC385 \& BADS \& CLK \& NACACHE \& BT2 \\ & + MISS1 \& /BUSCYC385 \& /BADS \& /(BW/R) \& CLK \& NCA \& /BREADY \\ & + /MISS1 \& /BREADY \& /BUSCYC385 \& CLK \\ 50 \quad & + /BT2 \& BREADY \& NACACHE \\ & + /CLK \& /BT2 \end{aligned} \quad (6)$$

55 In the foregoing logic equations the following signals are described or referred to in the cited Intel publications:

BADS

BREADY

(BW/R)

actually referred to as BW/R, the parenthesis are used to indicate that the entire term is one sig-

nal
CLK

BADS, when active indicates a valid address on the system bus 250.

BREADY is a ready signal from the system bus 250 to the CPU local bus 230. BW/R defines a system bus
5 250 Write or Read. CLK is a processor clocking signal which is in phase with the processor 225.

Equations (1)-(6) define:

BT2
BUSCYC385

BUSRD

10 CPUNA

MISS1

PIPECYC385 in terms of the defined signals, the signals described or referred to in the cited Intel publications and NCA and NACACHE. BT2 reflects the state of the system bus 250. The state BT2 is a state defined in the cited Intel publications.

15 BUSCYC385 also reflects the state of the system bus 250. It is high for bus states BTI, BT1, BT1P and low for bus states BT2, BT2P and BT2I (again these are bus states referenced in the cited Intel publications). /BUSRD is active during reads occurring on the system bus 250.

CPUNA is a signal to the 80386 allowing pipelined operation.

MISS1 is active defining the first cycle in a double cycle for handling 64 bit read to cacheable devices.

20 PIPECYC385 is active during BT1P (which is a bus state referred to in the cited Intel publications).

NCA is a signal created by decoding the address component on the CPU local bus 230 to reflect, when active, a non-cacheable access. Cacheability is determined by a tag component (A31 to A17) and programmable information defining what tags (if any) refer to cacheable as opposed to non-cacheable addresses.

NACACHE is a signal similar to the BNA signal. BNA is a system generated signal requesting a next address
25 from the CPU local bus 230, and is referenced in the cited Intel publications. NACACHE differs from BNA only in respect of the fact that BNA is created for 32K cache while NACACHE is created for a 64K cache. So long as the cache memory is 32K, as cited in the Intel publications the NACACHE signal referred to here could be replaced by the BNA signal. In an embodiment actually constructed the logic element 261 was in the form of a programmable logic array. It should be apparent that other and further logic devices can be used to perform
30 the identical function.

Claims

- 35 1. A data processing system having a processor (225), a cache memory (255), a cache-to-main memory interface (240) and a cache controller (260) adapted to generate separate control signals for required activities in respect of the cache memory (255), including cache write enable signals (CWEA, CWEB), and in respect of the cache interface (240) in order to provide data access as required by the processor (225), the system being characterised by logic (261, 262, 263) interposed between the cache controller (260)
40 and the cache memory (255), receiving the control signals from the cache controller (260) that relate to both the cache memory and the cache interface, including cache write enable signals, to delay the cache write enable signals in the presence of received combinations of control signals indicating a cache read miss, the delay representing the difference between the timing requirements (MT₂, MT₁) placed on memory by the cache controller (260) and the microprocessor (225).
- 45 2. A system as claimed in claim 1, wherein the cache memory (255) is a multi-chip memory and the logic (261, 262, 263) also connects chip select signals (CS0, CS1, CS2, CS3) from the cache controller (260) to the cache memory (255) and further comprises buffer means (262) for delaying transmission of the chip select signals, the buffer means having an input for each of the chip select signals and an output for
50 each of the chip select signals, outputs of the buffer means (262) being coupled to chip select terminals of the cache memory (255).
3. A system as claimed in claim 2, wherein the buffer means further includes an input (262a) for a cache latch enable signal (CALEN) from the cache controller (260) and an output coupled to an address latch
55 (255L) of the cache memory (255).
4. A system as claimed in any preceding claim, wherein the processor (225), cache memory (255), cache controller (260) and interface (240) are interconnected by a local bus (230), and the interface (240) con-



nal
CLK

BADS, when active indicates a valid address on the system bus 250.

BREADY is a ready signal from the system bus 250 to the CPU local bus 230. BW/R defines a system bus
5 250 Write or Read. CLK is a processor clocking signal which is in phase with the processor 225.

Equations (1)-(6) define:

BT2

BUSCYC385

BUSRD

10 CPUNA

MISS1

PIPECYC385 in terms of the defined signals, the signals described or referred to in the cited Intel publications and NCA and NACACHE. BT2 reflects the state of the system bus 250. The state BT2 is a state defined in the cited Intel publications.

15 BUSCYC385 also reflects the state of the system bus 250. It is high for bus states BT1, BT1P and low for bus states BT2, BT2P and BT2I (again these are bus states referenced in the cited Intel publications). /BUSRD is active during reads occurring on the system bus 250.

CPUNA is a signal to the 80386 allowing pipelined operation.

MISS1 is active defining the first cycle in a double cycle for handling 64 bit read to cacheable devices.

20 PIPECYC385 is active during BT1P (which is a bus state referred to in the cited Intel publications).

NCA is a signal created by decoding the address component on the CPU local bus 230 to reflect, when active, a non-cacheable access. Cacheability is determined by a tag component (A31 to A17) and programmable information defining what tags (if any) refer to cacheable as opposed to non-cacheable addresses.

25 NACACHE is a signal similar to the BNA signal. BNA is a system generated signal requesting a next address from the CPU local bus 230, and is referenced in the cited Intel publications. NACACHE differs from BNA only in respect of the fact that BNA is created for 32K cache while NACACHE is created for a 64K cache. So long as the cache memory is 32K, as cited in the Intel publications the NACACHE signal referred to here could be replaced by the BNA signal. In an embodiment actually constructed the logic element 261 was in the form of a programmable logic array. It should be apparent that other and further logic devices can be used to perform
30 the identical function.

Claims

- 35 1. A data processing system having a processor (225), a cache memory (255), a cache-to-main memory interface (240) and a cache controller (260) adapted to generate separate control signals for required activities in respect of the cache memory (255), including cache write enable signals (CWEA, CWEB), and in respect of the cache interface (240) in order to provide data access as required by the processor (225),
40 the system being characterised by logic (261, 262, 263) interposed between the cache controller (260) and the cache memory (255), receiving the control signals from the cache controller (260) that relate to both the cache memory and the cache interface, including cache write enable signals, to delay the cache write enable signals in the presence of received combinations of control signals indicating a cache read miss, the delay representing the difference between the timing requirements (MT₂, MT₁) placed on memory by the cache controller (260) and the microprocessor (225).
- 45 2. A system as claimed in claim 1, wherein the cache memory (255) is a multi-chip memory and the logic (261, 262, 263) also connects chip select signals (CS0, CS1, CS2, CS3) from the cache controller (260) to the cache memory (255) and further comprises buffer means (262) for delaying transmission of the chip select signals, the buffer means having an input for each of the chip select signals and an output for each of the chip select signals, outputs of the buffer means (262) being coupled to chip select terminals of the cache memory (255).
- 50 3. A system as claimed in claim 2, wherein the buffer means further includes an input (262a) for a cache latch enable signal (CALEN) from the cache controller (260) and an output coupled to an address latch (255L) of the cache memory (255).
- 55 4. A system as claimed in any preceding claim, wherein the processor (225), cache memory (255), cache controller (260) and interface (240) are interconnected by a local bus (230), and the interface (240) con-

nects to a system bus (250) to which the main memory (350) is connected, the cache controller (260) including first means responsive to a detected read miss condition for passing addressing information from the local bus (230) to the system bus (250) for addressing the main memory (350) and second means responsive to data on the system bus (250) retrieved from the main memory (350) for coupling the data to the local bus (230) under control of a bus read control signal so that writing into the cache can take place when enabled by the delayed cache write enable signal (DCWEA,DCWEB).

- 5 5. A system as claimed in claim 4, wherein the system bus (250) is coupled to an optional feature bus (320) to which a memory device (331) is coupled in such a way that the memory device can be addressed and data so accessed returned to the local bus (230) via the system bus (250).
- 10 6. A system as claimed in claim 4 or claim 5, wherein the control signal combination to which the logic (261, 262, 263) responds to generate the delayed cache write enable signal is the concurrence of a cache write enable signal (CWEA,CWEB) and a bus read signal (BUSRD).
- 15 7. A system as claimed in any one of the preceding claims, wherein the cache memory (255) includes a first and a second memory bank and, correspondingly, first and second write enable inputs (WEA, WEB), the cache controller (260) having a first cache write enable output (CWEA) corresponding to the first memory bank and a second cache write enable output (CWEB) corresponding to the second memory bank and the delay logic separately responding to the first or second cache write enable outputs of the cache controller to produce a first or second delayed cache write enable signal at the corresponding first or second write enable input (WEA, WEB).
- 20 8. A system as claimed in claim 7, wherein the logic includes a gate (263a) connecting to the first write enable input (WEA) and responsive to a first cache write enable output (CWEA) from the cache controller (260) and to a concurrent delayed cache write enable signal (DCWEA) to enable the first bank and a corresponding second gate (263b) responsive to a second cache write enable output (CWEB) from the controller (260) and a concurrent delayed cache write enable signal (DCWEB) to enable the second bank via the second enable input (WEB).
- 25 30

Patentansprüche

- 35 1. Ein Datenverarbeitungssystem mit einem Prozessor (225), einem Cache-Speicher (255), einer Cache/Hauptspeicher-Schnittstelle (240) und einem Cache-Controller (260), die getrennte Steuersignale für angeforderte Aktivitäten in bezug auf den Cache-Speicher (255) erzeugen können, einschließlich Cache-Schreibfreigabesignalen (CWEA, CWEB), und in bezug auf die Cache-Schnittstelle (240), um den vom Prozessor (225) angeforderten Zugriff auf Daten bereitzustellen, wobei das System gekennzeichnet ist durch eine Logik (261, 262, 263), die zwischen dem Cache-Controller (260) und dem Cache-Speicher (255) zwischengeschaltet ist und die Steuersignale von dem Cache-Controller (260) empfängt, die sich sowohl auf den Cache-Speicher als auch auf die Cache-Schnittstelle beziehen, einschließlich Cache-Schreibfreigabesignalen, um die Cache-Schreibfreigabesignale bei Vorhandensein empfangener Kombinationen von Steuersignalen, die einen Cache-Leseversuch anzeigen, zu verzögern, wobei diese Verzögerung die Differenz zwischen den Zeitsteuerungsbedingungen (MT_2 , MT_1) darstellt, die an den Speicher vom Cache-Controller (260) und vom Mikroprozessor (225) gestellt werden.
- 40 2. Ein System nach Anspruch 1, bei dem der Cache-Speicher (255) ein Mehr-Chip-Speicher ist, und die Logik (261, 262, 263), auch Chip-Auswahlsignale (CS0, CS1, CS2, CS3) vom Cache-Controller (260) zum Cache-Speicher (255) verbindet, und weiter Puffermittel (262) umfaßt, um die Übertragung der Chip-Auswahlsignale zu verzögern, wobei die Puffermittel einen Eingang für jedes Chip-Auswahlsignal und einen Ausgang für jedes Chip-Auswahlsignal haben, und wobei die Ausgänge der Puffermittel (262) mit den Chip-Auswahlanschlüssen des Cache-Speichers (255) gekoppelt sind.
- 50 3. Ein System nach Anspruch 2, bei dem das Puffermittel weiter einen Eingang (262a) für ein Cache-Haltespeicher-Freigabesignal (CALEN) vom Cache-Controller (260) umfaßt, und einen mit einem Adressen-Haltespeicher (255L) des Cache-Speichers (255) gekoppelten Ausgang.
- 55 4. Ein System nach jedem vorangehenden Anspruch, bei dem der Prozessor (225), der Cache-Speicher

(255), der Cache-Controller (260) und die Schnittstelle (240) über einen Local Bus (230) miteinander verbunden sind, und die Schnittstelle (240) die Verbindung zu einem Systembus (250) herstellt, an den der Hauptspeicher (350) angeschlossen ist, wobei der Cache-Controller (260) erste Mittel enthält, die auf einen erkannten Lesefehlversuch reagieren, um Adressierungsinformationen vom Local Bus (230) an den Systembus (250) weiterzuleiten, um den Hauptspeicher (350) zu adressieren, und zweite Mittel, die auf Daten auf dem Systembus (250) reagieren, die aus dem Hauptspeicher (350) abgerufen wurden, um die Daten mit dem Local Bus (230) zu koppeln, unter Steuerung durch ein Bus-Lese-Steuersignal, so daß der Schreibvorgang in den Cache stattfinden kann, wenn er durch das verzögerte Cache-Schreibfreigabesignal (DCWEA, DCWEB) freigegeben wird.

- 5 5. Ein System nach Anspruch 4, bei dem der Systembus (250) mit einem optionalen Bus (320) gekoppelt ist, an den wiederum eine Speichereinrichtung (331) angeschlossen ist, in der Weise, daß die Speichereinrichtung adressiert werden kann und die Daten, auf die in dieser Weise zugegriffen wird, über den Systembus (250) an den Local Bus (230) zurückgegeben werden.
- 10 6. Ein System nach Anspruch 4 oder Anspruch 5, bei dem die Steuersignalkombination, auf welche die Logik (261, 262, 263) reagiert, um das verzögerte Cache-Schreibfreigabesignal zu erzeugen, das Zusammenreffen eines Cache-Schreibfreigabesignals (CWEA, CWEB) und eines Buslesesignals (BUSRD) ist.
- 15 7. Ein System nach jedem der vorangehenden Ansprüche, in dem der Cache-Speicher (255) eine erste und eine zweite Speicherreihe umfaßt und dementsprechend erste und zweite Schreibfreigabe-Eingänge (WEA, WEB), wobei der Cache-Controller (260) einen ersten Cache-Schreibfreigabeausgang (CWEA) aufweist, welcher der ersten Speicherreihe entspricht, und einen zweiten Cache-Schreibfreigabeausgang (CWEB), welcher der zweiten Speicherreihe entspricht, und wobei die Verzögerungslogik getrennt auf
- 20 25 erste oder zweite Cache-Schreibfreigabeausgänge des Cache-Controllers reagiert, um ein erstes beziehungsweise zweites verzögertes Cache-Schreibfreigabesignal an dem entsprechenden ersten beziehungsweise zweiten Schreibfreigabeeingang (WEA, WEB) zu erzeugen.
- 30 8. Ein System nach Anspruch 7, bei dem die Logik ein Gatter (263a) umfaßt, das an den ersten Schreibfreigabeeingang (WEA) anschließt und auf einen ersten Cache-Schreibfreigabeausgang (CWEA) vom Cache-Controller (260) und auf ein gleichzeitig auftretendes verzögertes Cache-Schreibfreigabesignal (DCWEA) reagiert, um die erste Reihe und ein entsprechendes zweites Gatter (263b) freizugeben, das auf einen zweiten Cache-Schreibfreigabeausgang (CWEB) von dem Controller (260) und ein gleichzeitiges verzögertes Cache-Schreibfreigabesignal (DCWEB) reagiert, um die zweite Reihe über den zweiten
- 35 Freigabeeingang (WEB) freizugeben.

Revendications

- 40 1. Système de traitement de données disposant d'un processeur (225), d'une antémémoire (255), d'une interface antémémoire/mémoire principale (240) et d'un contrôleur d'antémémoire (260) adapté pour générer des signaux de commande séparés pour les activités requises en fonction de l'antémémoire (255), contenant les signaux de validation d'antémémoire (CWEA, CWEB) et en fonction de l'interface d'antémémoire (240) dans le but de fournir un accès de données requis par le processeur (225), le système
- 45 étant caractérisé par de la logique (261, 262, 263) disposée entre le contrôleur d'antémémoire (260) et l'antémémoire (255), recevant les signaux de commande à partir du contrôleur d'antémémoire (260) qui concernent à la fois l'antémémoire et l'interface d'antémémoire, comprenant des signaux de validation d'écriture dans l'antémémoire, dans le but de retarder les signaux de validation d'écriture dans la mémoire cache en présence d'une combinaison reçue de signaux de commande signalant un défaut de lecture d'antémémoire, le retard représentant la différence entre les exigences de cadencement (MT_2 , MT_1) demandées à la mémoire par le contrôleur d'antémémoire (260) et le micro-processeur (225).
- 50 2. Système selon la revendication 1, dans lequel l'antémémoire (255) est une mémoire multipuces et la logique (261, 262, 263) relie également les signaux de sélection de puce (CS0, CS1, CS2, CS3) issus du contrôleur d'antémémoire (260) vers l'antémémoire (255) et comprend en outre un moyen d'interface tampon (262) pour retarder l'émission des signaux de sélection de puce, le moyen d'interface tampon disposant d'une entrée pour chacun des signaux de sélection de puce et d'une sortie pour chacun des signaux de sélection de puce, les sorties du moyen d'interface tampon (262) étant reliées aux bornes de sélection
- 55

de puce de l'antémémoire (255).

3. Système selon la revendication 2, dans lequel le moyen d'interface tampon comprend en outre une entrée (262a) destinée à un signal de validation de circuit de verrouillage d'antémémoire (CALEN) provenant du contrôleur d'antémémoire (260) et une sortie reliée à une adresse du circuit de verrouillage (255L) de l'antémémoire (255). 5
4. Système selon l'une quelconque des revendications précédentes, dans lequel le processeur (225), l'antémémoire (255), le contrôleur d'antémémoire (260) et l'interface (240) sont interconnectés par un bus local (230) et l'interface (240) relie à un bus système (250) auquel la mémoire principale (350) est reliée, le contrôleur d'antémémoire (260) comprenant un premier moyen sensible à une condition de défaut de lecture détectée pour passer des informations d'adressage à partir du bus local (230), au bus système (250) pour adresser la mémoire principale (350) et un second moyen sensible aux données sur le bus système (250) obtenues de la mémoire principale (350) pour coupler les données au bus local (230) sous la commande d'un signal de commande de lecture de bus de façon à ce que l'écriture dans l'antémémoire puisse avoir lieu après validation par le signal de validation d'écriture d'antémémoire retardé (DCWEA, DCWEB). 10 15
5. Système selon la revendication 4, dans lequel le bus système (250) est couplé à un bus à caractéristique optionnelle (320) auquel un dispositif mémoire (331) est couplé d'une manière telle que le dispositif de mémoire peut être adressé et les données auxquelles il est ainsi accédé, renvoyées au bus local (230) par l'intermédiaire du bus système (250). 20
6. Système selon la revendication 4 ou 5, dans lequel la combinaison de signal de commande à laquelle est sensible la logique (261, 262, 263) répond pour générer le signal de validation d'écriture d'antémémoire retardée est l'ensemble d'un signal de validation d'écriture d'antémémoire (CWEA, CWEB) et d'un signal de lecture de bus (BUSRD). 25
7. Système selon l'une quelconque des revendications précédentes, dans lequel l'antémémoire (255) contient des première et seconde banques de mémoire et de façon correspondante, des première et seconde entrées de validation d'écriture (WEA, WEB), le contrôleur d'antémémoire (260) disposant d'une première sortie de validation d'écriture d'antémémoire (CWEA) correspondant à la première banque mémoire et une seconde sortie de validation d'écriture d'antémémoire (CWEB) correspondant à la seconde banque mémoire et la logique retardée sensible séparément aux première ou seconde sorties de validation d'écriture d'antémémoire du contrôleur d'antémémoire pour produire un premier ou second signal de validation d'écriture d'antémémoire retardé à la première ou deuxième entrée de validation d'écriture correspondante (WEA, WEB). 30 35
8. Système selon la revendication 7, dans lequel la logique contient une porte (263a) se reliant la première entrée de validation d'écriture (WEA) et sensible à la première sortie de validation d'écriture d'antémémoire (CWEA) issue du contrôleur d'antémémoire (260) et à un signal de validation d'écriture d'antémémoire retardée simultané (DCWEA) pour valider la première banque et une seconde porte correspondante (263b) sensible à une seconde sortie de validation d'écriture d'antémémoire (CWEB) issue du contrôleur (260) et à un signal de validation d'écriture d'antémémoire retardée simultané (DCWEB) pour valider la seconde banque par l'intermédiaire de la seconde entrée de validation (WEB). 40 45

50

55